Hi all, I am trying to import a verilog file into Electric and wondering if Electric understands verilog "assign" construct when importing? I appreciate any help, thanks!
-Nav -- You received this message because you are subscribed to the Google Groups "Electric VLSI Editor" group. To post to this group, send email to [email protected]. To unsubscribe from this group, send email to [email protected]. For more options, visit this group at http://groups.google.com/group/electricvlsi?hl=en.
