My schematic is done for 50nm technology in LTSPICE. 50nm techfile is taken from cmosedu site. Now i want to draw layout of the same in electric. As i am new to electric plz let me know how to handle this problem. My other doubt is that is it possible to draw layout of 50nm tech file because prof baker has done all examples with 500nm file.
--
