On Fri, 19 Aug 2011, Chris Morley wrote:
> Date: Fri, 19 Aug 2011 07:45:02 +0000
> From: Chris Morley <[email protected]>
> Reply-To: EMC developers <[email protected]>
> To: EMC DEV <[email protected]>
> Subject: [Emc-developers] 7i48 mux encoder numbering system
>
>
> I was looking playing with PNCconf and the 7i48 firmware.
> The encoder numbering system from the PIN file says on 5i20's P2:
>
> P2-1 0 PWMGen 0 Enable (out)
> P2-3 1 MuxedQCount 0 Muxed Phase A (in)
> P2-5 2 MuxedQCount 0 Muxed Phase B (in)
> P2-7 3 MuxedQCount 0 Muxed Index (in)
> P2-9 4 MuxedQCount 1 Muxed Phase A (in)
> P2-11 5 MuxedQCount 1 Muxed Phase B (in)
> P2-13 6 MuxedQCount 1 Muxed Index (in)
> P2-15 7 MuxedQCount 2 Muxed Phase A (in)
> P2-17 8 MuxedQCount 2 Muxed Phase B (in)
> P2-19 9 MuxedQCount 2 Muxed Index (in)
> P2-21 10 MuxedQCountSel 0 Muxed Encoder Select 0 (out)
> <snip>
>
> On P3:
>
> PIN IO# Module Chan Func
> P3-1 24 PWMGen 6 Enable (out)
> P3-3 25 MuxedQCount 3 Muxed Phase A (in)
> P3-5 26 MuxedQCount 3 Muxed Phase B (in)
> P3-7 27 MuxedQCount 3 Muxed Index (in)
> P3-9 28 MuxedQCount 4 Muxed Phase A (in)
> P3-11 29 MuxedQCount 4 Muxed Phase B (in)
> P3-13 30 MuxedQCount 4 Muxed Index (in)
> P3-15 31 MuxedQCount 5 Muxed Phase A (in)
> P3-17 32 MuxedQCount 5 Muxed Phase B (in)
> P3-19 33 MuxedQCount 5 Muxed Index (in)
> P3-21 34 MuxedQCountSel 6 Muxed Encoder Select 0 (out)
> <snip>
>
> This would suggest that mux 6 was on top of 0 , 7 on 1 etc.
> Except for two things:
> -seems strange to have the mux encoder enable for 6 on the P3
> connector if 6 is actually on P2
The muxed encoder pins A,B,I pins are numbered per encoder _pair_ so for
example MUXA0 is for encoders 0 and 1, and MUXA5 is for encoders 10 and 11
This means encoders 0 through 5 are on P2 and encoders 6 through 11 are on P3
The encoder select numbers are chosen so that the Hostmot2 driver enables them
at the proper point depending on the number of encoders enabled.
For example with the bit file you are using, if any encoders are enabled, the
select signal on P2 will be enabled as an output, but only if 6 or more
encoders are enabled will the select signal on P3 be enabled.
>
> - since hostmot2 deselects components from highest number down
> to get P3 to be GPIO one would have to deselect 9 encoder (all of P3
> and half of P2) cause all the highest numbered encoders are the
> second selected ones.
>
> At the moment this is how PNCconf handles it - which I am sure is not right.
> So how does the numbering system really go?
> Is 6 on top of 0 or (more sanely) 6 really supposed to be where 3 is?
>
> Hope that makes some sense.
>
> Chris M
>
Peter Wallace
Mesa Electronics
(\__/)
(='.'=) This is Bunny. Copy and paste bunny into your
(")_(") signature to help him gain world domination.
------------------------------------------------------------------------------
Get a FREE DOWNLOAD! and learn more about uberSVN rich system,
user administration capabilities and model configuration. Take
the hassle out of deploying and managing Subversion and the
tools developers use with it. http://p.sf.net/sfu/wandisco-d2d-2
_______________________________________________
Emc-developers mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/emc-developers
