Does anybody out of there know what are the methods to evaluate resistors
pulse loading capabilities (maximum peak pulse voltage without failing to
open circuit)?
Is there any standard models?
This could be very useful to design the power supply circuit parts involved
in a surge immunity test.
Thanks in advance.
m.p.
-------------------------------------------------------------
ESAOTE S.p.A. Massimo Polignano
Research & Product Development Design Quality Control Mngr
Via di Caciolle,15 tel:+39.055.4229402
I- 50127 Florence fax:+39.055.4223305
e-mail: [email protected]
-------------------------------------------
This message is from the IEEE EMC Society Product Safety
Technical Committee emc-pstc discussion list.
Visit our web site at: http://www.ewh.ieee.org/soc/emcs/pstc/
To cancel your subscription, send mail to:
[email protected]
with the single line:
unsubscribe emc-pstc
For help, send mail to the list administrators:
Ron Pickard: [email protected]
Dave Heald: [email protected]
For policy questions, send mail to:
Richard Nute: [email protected]
Jim Bacher: [email protected]
All emc-pstc postings are archived and searchable on the web at:
http://ieeepstc.mindcruiser.com/
Click on "browse" and then "emc-pstc mailing list"
