There are many learned books/papers/discussions on how to achieve proper
power integrity by way of proper PCB layout and proper capacitor decoupling
techniques, but what is the goal?  I don't mean the functional goal, which
is obvious, but rather what is the metric?  Is it ripple voltage
peak-to-peak, maximum excursion, minimum excursion, some rms value, or...?

This question is decoupled from achieving PI for the purpose of controlling
radiated emissions: just asking how close to pure unadulterated dc a dc rail
must be in order to be considered properly functional.

Understand the answer will be different for an analog rail vs. a digital
one, and for different digital rails, but appreciate insight into what
constitutes acceptable power quality for all dc rails used in a typical
piece of electronics.

Thank you,

Ken Javor
Phone: (256) 650-5261




-
----------------------------------------------------------------
This message is from the IEEE Product Safety Engineering Society emc-pstc 
discussion list. To post a message to the list, send your e-mail to 
<emc-p...@ieee.org>

All emc-pstc postings are archived and searchable on the web at:
http://www.ieee-pses.org/emc-pstc.html

Attachments are not permitted but the IEEE PSES Online Communities site at 
http://product-compliance.oc.ieee.org/ can be used for graphics (in well-used 
formats), large files, etc.

Website:  http://www.ieee-pses.org/
Instructions:  http://www.ieee-pses.org/list.html (including how to unsubscribe)
List rules: http://www.ieee-pses.org/listrules.html

For help, send mail to the list administrators:
Scott Douglas <sdoug...@ieee.org>
Mike Cantwell <mcantw...@ieee.org>

For policy questions, send mail to:
Jim Bacher:  <j.bac...@ieee.org>
David Heald: <dhe...@gmail.com>

Reply via email to