Hi all,
I'm playing with IGH on a Texas instruments ICE development kit.
The process image has input (5 bytes) and outputs (7 bytes) , so the master configures FMMU in order to have a single datagram LRW. The data size of the LRW is 12 bytes, although should optimize to 7; I've analyzed the wireshark capture of twincat on the same hardware and it make this optimization (an image of 7 bytes). With this not optimized configuration of FMMU the boards doesn't work (I think is problem on the ESC controller, I've checked this), however I was wondering if making this optimization could be a desiderable behaviour. There is some compilation switch / parameter on IGH that can modify this behaviour ?

Regards
Gianluca Medini

--
Dott. Gianluca Medini
Eurosoft S.r.l.
Via Ettore Majorana, 40
Zona Industriale Fontanelle
Località CAPANNE
Montopoli Valdarno PI
ufficio (+39) 0571 261919
mobile : (+39) 335 7001588


Qualora questo messaggio fosse da Voi ricevuto per errore, vogliate 
cortesemente darcene notizia a mezzo fax (oppure e-mail) e distruggere il 
messaggio stesso. Qualsiasi utilizzo e/o conservazione dei dati ricevuti per 
errore, costituisce violazione delle disposizioni del D.Lgs 196/03 sulla tutela 
dei Dati Personali.

<<attachment: gianluca.vcf>>

_______________________________________________
etherlab-users mailing list
[email protected]
http://lists.etherlab.org/mailman/listinfo/etherlab-users

Reply via email to