This is an automated email from the git hooks/post-receive script.

Git pushed a commit to branch master
in repository ffmpeg.

commit 132187cdbba4230005d96705751dff95e2316e79
Author:     Ramiro Polla <[email protected]>
AuthorDate: Sun Jul 19 19:08:25 2026 +0200
Commit:     Ramiro Polla <[email protected]>
CommitDate: Wed Jul 22 14:07:37 2026 +0000

    swscale/aarch64/ops_asmgen: increase the number of temp vectors to 12
    
    This change is done separately from the next commit (which uses the new
    temp vectors in the linear op) to make it easier to track changes to
    ops_neon.gen.S.
    
    Sponsored-by: Sovereign Tech Fund
    Signed-off-by: Ramiro Polla <[email protected]>
---
 libswscale/aarch64/ops_asmgen.c | 72 ++++++++++++++++++++++-------------------
 1 file changed, 38 insertions(+), 34 deletions(-)

diff --git a/libswscale/aarch64/ops_asmgen.c b/libswscale/aarch64/ops_asmgen.c
index dcc074c3fc..aed5b5b027 100644
--- a/libswscale/aarch64/ops_asmgen.c
+++ b/libswscale/aarch64/ops_asmgen.c
@@ -121,12 +121,12 @@ static const SwsAArch64OpEntry ops_entries[] = {
 
 /*********************************************************************/
 typedef struct SwsAArch64OpRegs {
-    RasmOp sl[4]; /* input vector registers (low bank) */
-    RasmOp sh[4]; /* input vector registers (high bank) */
-    RasmOp dl[4]; /* output vector registers (low bank) */
-    RasmOp dh[4]; /* output vector registers (high bank) */
-    RasmOp vt[8]; /* temp vector registers */
-    RasmOp vk[4]; /* constant data (may be gprs) */
+    RasmOp sl[ 4]; /* input vector registers (low bank) */
+    RasmOp sh[ 4]; /* input vector registers (high bank) */
+    RasmOp dl[ 4]; /* output vector registers (low bank) */
+    RasmOp dh[ 4]; /* output vector registers (high bank) */
+    RasmOp vt[12]; /* temp vector registers */
+    RasmOp vk[ 4]; /* constant data (may be gprs) */
 
     /* Op-specific registers. */
     union {
@@ -1513,34 +1513,38 @@ static void asmgen_op_frame(SwsAArch64Context *s, 
SwsCompMask imask, SwsCompMask
 /* Vector register assignment. */
 static void init_vectors_cps(SwsAArch64Context *s, SwsAArch64OpRegs *regs)
 {
-    regs->sl[0] = a64op_vec( 0);
-    regs->sl[1] = a64op_vec( 1);
-    regs->sl[2] = a64op_vec( 2);
-    regs->sl[3] = a64op_vec( 3);
-    regs->sh[0] = a64op_vec( 4);
-    regs->sh[1] = a64op_vec( 5);
-    regs->sh[2] = a64op_vec( 6);
-    regs->sh[3] = a64op_vec( 7);
-    regs->dl[0] = a64op_vec( 0);
-    regs->dl[1] = a64op_vec( 1);
-    regs->dl[2] = a64op_vec( 2);
-    regs->dl[3] = a64op_vec( 3);
-    regs->dh[0] = a64op_vec( 4);
-    regs->dh[1] = a64op_vec( 5);
-    regs->dh[2] = a64op_vec( 6);
-    regs->dh[3] = a64op_vec( 7);
-    regs->vt[0] = a64op_vec(16);
-    regs->vt[1] = a64op_vec(17);
-    regs->vt[2] = a64op_vec(18);
-    regs->vt[3] = a64op_vec(19);
-    regs->vt[4] = a64op_vec(20);
-    regs->vt[5] = a64op_vec(21);
-    regs->vt[6] = a64op_vec(22);
-    regs->vt[7] = a64op_vec(23);
-    regs->vk[0] = a64op_vec(24);
-    regs->vk[1] = a64op_vec(25);
-    regs->vk[2] = a64op_vec(26);
-    regs->vk[3] = a64op_vec(27);
+    regs->sl[ 0] = a64op_vec( 0);
+    regs->sl[ 1] = a64op_vec( 1);
+    regs->sl[ 2] = a64op_vec( 2);
+    regs->sl[ 3] = a64op_vec( 3);
+    regs->sh[ 0] = a64op_vec( 4);
+    regs->sh[ 1] = a64op_vec( 5);
+    regs->sh[ 2] = a64op_vec( 6);
+    regs->sh[ 3] = a64op_vec( 7);
+    regs->dl[ 0] = a64op_vec( 0);
+    regs->dl[ 1] = a64op_vec( 1);
+    regs->dl[ 2] = a64op_vec( 2);
+    regs->dl[ 3] = a64op_vec( 3);
+    regs->dh[ 0] = a64op_vec( 4);
+    regs->dh[ 1] = a64op_vec( 5);
+    regs->dh[ 2] = a64op_vec( 6);
+    regs->dh[ 3] = a64op_vec( 7);
+    regs->vt[ 0] = a64op_vec(16);
+    regs->vt[ 1] = a64op_vec(17);
+    regs->vt[ 2] = a64op_vec(18);
+    regs->vt[ 3] = a64op_vec(19);
+    regs->vt[ 4] = a64op_vec(20);
+    regs->vt[ 5] = a64op_vec(21);
+    regs->vt[ 6] = a64op_vec(22);
+    regs->vt[ 7] = a64op_vec(23);
+    regs->vt[ 8] = a64op_vec(24);
+    regs->vt[ 9] = a64op_vec(25);
+    regs->vt[10] = a64op_vec(26);
+    regs->vt[11] = a64op_vec(27);
+    regs->vk[ 0] = a64op_vec(28);
+    regs->vk[ 1] = a64op_vec(29);
+    regs->vk[ 2] = a64op_vec(30);
+    regs->vk[ 3] = a64op_vec(31);
 }
 
 /*********************************************************************/

_______________________________________________
ffmpeg-cvslog mailing list -- [email protected]
To unsubscribe send an email to [email protected]

Reply via email to