Am 12.06.2018 um 23:27 schrieb J. Gareth Moreton:
Ideally yes, but this occurs after peephole optimisations where all of the register allocations have already been made. Doing the peephole and deep optimisations while the registers are still in a virtual state would be better overall, but may require a huge overhaul of the compiler that might be asking for too much trouble. There's also the issue that some commands only work with certain registers, and optimisations have to be careful of that fact.
This is not that hard actually. The only difference is how register allocations are handled. Just look at the scheduler pass of arm, it works also before register allocation (and afterwards).
_______________________________________________ fpc-devel maillist - fpc-devel@lists.freepascal.org http://lists.freepascal.org/cgi-bin/mailman/listinfo/fpc-devel
