FreeBSD_HEAD_i386 - Build #1804 - Fixed:

Build information:
Full change log:
Full build log:

Change summaries:

291492 by mmel:
ARM: create new memory attribute for writethrough cacheable memory.
- add new TEX class for WT cacheable memory
- export new TEX class to kernel as VM_MEMATTR_WT attribute
- add new aliases VM_MEMATTR_WRITE_COMBINING and
  VM_MEMATTR_WRITE_BACK, it's used in DRM code

 Only Cortex A8 supports WT caching in HW. On rest of Cortex CPUs,
 WT requests is treated as uncacheable.

Approved by:    kib (mentor)

291491 by ngie:
Fix the build after ifconfig was converted over to lib80211 in r291470

Reported by: jenkins, O. Hartmann <>
Pointyhat to: adrian

_______________________________________________ mailing list
To unsubscribe, send any mail to ""

Reply via email to