For SMP implementations, perhaps.  I'm still not a big believer in SMP being the future for large-scale HPC, in spite of Intel's promise of an 80-core processor within 5 years: http://news.com.com/Intel+pledges+80+cores+in+five+years/2100-1006_3-6119618.html, or perhaps even because of it.  If it's going to take 5 years to get an 80 cpu chip, distributed memory HPC systems will have continued to increase their lead in performance/cost over shared memory systems and will be even more competitive than they are now.

--Doug

--
Doug Roberts, RTI International
[EMAIL PROTECTED]
[EMAIL PROTECTED]
505-455-7333 - Office
505-670-8195 - Cell

On 10/7/06, Marcus G. Daniels <[EMAIL PROTECTED]> wrote:

Software Transactional Memory might be one way to make multithreaded
ABMs easier to program and more scalable...

http://en.wikipedia.org/wiki/Software_transactional_memory


============================================================
FRIAM Applied Complexity Group listserv
Meets Fridays 9a-11:30 at cafe at St. John's College
lectures, archives, unsubscribe, maps at http://www.friam.org


============================================================
FRIAM Applied Complexity Group listserv
Meets Fridays 9a-11:30 at cafe at St. John's College
lectures, archives, unsubscribe, maps at http://www.friam.org

Reply via email to