[Bug target/124736] RISCV: backend generates an invalid vwredsum.vs insn with overlapping register operands

[law at gcc dot gnu.org via Gcc-bugs]

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=124736

Jeffrey A. Law <law at gcc dot gnu.org> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|NEW                         |RESOLVED
         Resolution|---                         |INVALID
             Blocks|120763                      |

--- Comment #5 from Jeffrey A. Law <law at gcc dot gnu.org> ---
Given c#2, closing.


Referenced Bugs:

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=120763
[Bug 120763] [meta-bug] Tracker for bugs to visit during weekly RISC-V meeting