https://gcc.gnu.org/g:8859a06fc8143561dd94ef2342234dbc5ccfd937

commit r16-941-g8859a06fc8143561dd94ef2342234dbc5ccfd937
Author: Jan Hubicka <hubi...@ucw.cz>
Date:   Wed May 28 23:43:51 2025 +0200

    Set znver5 addss cost to 2 again
    
    since uses of addss for other purposes then modelling FP 
addition/subtraction should
    be gone now, this patch sets addss cost back to 2.
    
    gcc/ChangeLog:
    
            PR target/119298
            * config/i386/x86-tune-costs.h (struct processor_costs): Set addss 
cost
            back to 2.

Diff:
---
 gcc/config/i386/x86-tune-costs.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/gcc/config/i386/x86-tune-costs.h b/gcc/config/i386/x86-tune-costs.h
index e50912935094..b08081e37cfb 100644
--- a/gcc/config/i386/x86-tune-costs.h
+++ b/gcc/config/i386/x86-tune-costs.h
@@ -2252,7 +2252,7 @@ struct processor_costs znver5_cost = {
   COSTS_N_INSNS (1),                   /* cost of cheap SSE instruction.  */
   /* ADDSS has throughput 2 and latency 2
      (in some cases when source is another addition).  */
-  COSTS_N_INSNS (3),                   /* cost of ADDSS/SD SUBSS/SD insns.  */
+  COSTS_N_INSNS (2),                   /* cost of ADDSS/SD SUBSS/SD insns.  */
   /* MULSS has throughput 2 and latency 3.  */
   COSTS_N_INSNS (3),                   /* cost of MULSS instruction.  */
   COSTS_N_INSNS (3),                   /* cost of MULSD instruction.  */

Reply via email to