Hi Roman, > While building a data dependency graph for loop a ddg edge for some pair > of instructions with inter-loop dependency should be created only if > there is no edge for intra-loop dependency between these instructions. > Creating both of edges leads sometimes to the fact that function
It would be much appreciated if you could provide an example for the problematic scenario which leads to the miscompilation. Thanks, Revital
