gcc/libgcc/ChangeLog:
2022-10-09 Daniel Engel <g...@danielengel.com>

        * config/arm/bpabi-v6m.S (__aeabi_cfcmpeq, __aeabi_cfcmple,
        __aeabi_cfrcmple, __aeabi_fcmpeq, __aeabi_fcmple, aeabi_fcmple,
        __aeabi_fcmpgt, aeabi_fcmpge): Moved to ...
        * config/arm/eabi/fcmp.S: New file.
        * config/arm/lib1funcs.S: #include eabi/fcmp.S (v6m only).
---
 libgcc/config/arm/bpabi-v6m.S | 63 -------------------------
 libgcc/config/arm/eabi/fcmp.S | 89 +++++++++++++++++++++++++++++++++++
 libgcc/config/arm/lib1funcs.S |  1 +
 3 files changed, 90 insertions(+), 63 deletions(-)
 create mode 100644 libgcc/config/arm/eabi/fcmp.S

diff --git a/libgcc/config/arm/bpabi-v6m.S b/libgcc/config/arm/bpabi-v6m.S
index d38a9208c60..8e0a45f4716 100644
--- a/libgcc/config/arm/bpabi-v6m.S
+++ b/libgcc/config/arm/bpabi-v6m.S
@@ -49,69 +49,6 @@ FUNC_START aeabi_frsub
 
 #endif /* L_arm_addsubsf3 */
 
-#ifdef L_arm_cmpsf2
-
-FUNC_START aeabi_cfrcmple
-
-       mov     ip, r0
-       movs    r0, r1
-       mov     r1, ip
-       b       6f
-
-FUNC_START aeabi_cfcmpeq
-FUNC_ALIAS aeabi_cfcmple aeabi_cfcmpeq
-
-       @ The status-returning routines are required to preserve all
-       @ registers except ip, lr, and cpsr.
-6:     push    {r0, r1, r2, r3, r4, lr}
-       bl      __lesf2
-       @ Set the Z flag correctly, and the C flag unconditionally.
-       cmp     r0, #0
-       @ Clear the C flag if the return value was -1, indicating
-       @ that the first operand was smaller than the second.
-       bmi     1f
-       movs    r1, #0
-       cmn     r0, r1
-1:
-       pop     {r0, r1, r2, r3, r4, pc}
-
-       FUNC_END aeabi_cfcmple
-       FUNC_END aeabi_cfcmpeq
-       FUNC_END aeabi_cfrcmple
-
-FUNC_START     aeabi_fcmpeq
-
-       push    {r4, lr}
-       bl      __eqsf2
-       negs    r0, r0
-       adds    r0, r0, #1
-       pop     {r4, pc}
-
-       FUNC_END aeabi_fcmpeq
-
-.macro COMPARISON cond, helper, mode=sf2
-FUNC_START     aeabi_fcmp\cond
-
-       push    {r4, lr}
-       bl      __\helper\mode
-       cmp     r0, #0
-       b\cond  1f
-       movs    r0, #0
-       pop     {r4, pc}
-1:
-       movs    r0, #1
-       pop     {r4, pc}
-
-       FUNC_END aeabi_fcmp\cond
-.endm
-
-COMPARISON lt, le
-COMPARISON le, le
-COMPARISON gt, ge
-COMPARISON ge, ge
-
-#endif /* L_arm_cmpsf2 */
-
 #ifdef L_arm_addsubdf3
 
 FUNC_START aeabi_drsub
diff --git a/libgcc/config/arm/eabi/fcmp.S b/libgcc/config/arm/eabi/fcmp.S
new file mode 100644
index 00000000000..96d627f1fea
--- /dev/null
+++ b/libgcc/config/arm/eabi/fcmp.S
@@ -0,0 +1,89 @@
+/* Miscellaneous BPABI functions.  Thumb-1 implementation, suitable for ARMv4T,
+   ARMv6-M and ARMv8-M Baseline like ISA variants.
+
+   Copyright (C) 2006-2020 Free Software Foundation, Inc.
+   Contributed by CodeSourcery.
+
+   This file is free software; you can redistribute it and/or modify it
+   under the terms of the GNU General Public License as published by the
+   Free Software Foundation; either version 3, or (at your option) any
+   later version.
+
+   This file is distributed in the hope that it will be useful, but
+   WITHOUT ANY WARRANTY; without even the implied warranty of
+   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+   General Public License for more details.
+
+   Under Section 7 of GPL version 3, you are granted additional
+   permissions described in the GCC Runtime Library Exception, version
+   3.1, as published by the Free Software Foundation.
+
+   You should have received a copy of the GNU General Public License and
+   a copy of the GCC Runtime Library Exception along with this program;
+   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
+   <http://www.gnu.org/licenses/>.  */
+
+
+#ifdef L_arm_cmpsf2
+
+FUNC_START aeabi_cfrcmple
+
+       mov     ip, r0
+       movs    r0, r1
+       mov     r1, ip
+       b       6f
+
+FUNC_START aeabi_cfcmpeq
+FUNC_ALIAS aeabi_cfcmple aeabi_cfcmpeq
+
+       @ The status-returning routines are required to preserve all
+       @ registers except ip, lr, and cpsr.
+6:     push    {r0, r1, r2, r3, r4, lr}
+       bl      __lesf2
+       @ Set the Z flag correctly, and the C flag unconditionally.
+       cmp     r0, #0
+       @ Clear the C flag if the return value was -1, indicating
+       @ that the first operand was smaller than the second.
+       bmi     1f
+       movs    r1, #0
+       cmn     r0, r1
+1:
+       pop     {r0, r1, r2, r3, r4, pc}
+
+       FUNC_END aeabi_cfcmple
+       FUNC_END aeabi_cfcmpeq
+       FUNC_END aeabi_cfrcmple
+
+FUNC_START     aeabi_fcmpeq
+
+       push    {r4, lr}
+       bl      __eqsf2
+       negs    r0, r0
+       adds    r0, r0, #1
+       pop     {r4, pc}
+
+       FUNC_END aeabi_fcmpeq
+
+.macro COMPARISON cond, helper, mode=sf2
+FUNC_START     aeabi_fcmp\cond
+
+       push    {r4, lr}
+       bl      __\helper\mode
+       cmp     r0, #0
+       b\cond  1f
+       movs    r0, #0
+       pop     {r4, pc}
+1:
+       movs    r0, #1
+       pop     {r4, pc}
+
+       FUNC_END aeabi_fcmp\cond
+.endm
+
+COMPARISON lt, le
+COMPARISON le, le
+COMPARISON gt, ge
+COMPARISON ge, ge
+
+#endif /* L_arm_cmpsf2 */
+
diff --git a/libgcc/config/arm/lib1funcs.S b/libgcc/config/arm/lib1funcs.S
index e828d53d732..4d460a77332 100644
--- a/libgcc/config/arm/lib1funcs.S
+++ b/libgcc/config/arm/lib1funcs.S
@@ -2010,6 +2010,7 @@ LSYM(Lchange_\register):
 #include "bpabi.S"
 #else /* NOT_ISA_TARGET_32BIT */
 #include "bpabi-v6m.S"
+#include "eabi/fcmp.S"
 #endif /* NOT_ISA_TARGET_32BIT */
 #include "eabi/lcmp.S"
 #endif /* !__symbian__ */
-- 
2.34.1

Reply via email to