AMX-TRANSPOSE is removed from ISE. Since there is no actual hardware, we
choose to directly remove it in GCC 17 and backport DMR enable part to
GCC 15/16.

gcc/ChangeLog:

        * common/config/i386/cpuinfo.h
        (get_available_features): Remove AMX-TF32.
        * common/config/i386/i386-common.cc
        (OPTION_MASK_ISA2_AMX_TF32_SET): Removed.
        (OPTION_MASK_ISA2_AMX_TF32_UNSET): Ditto.
        (OPTION_MASK_ISA2_AMX_TILE_UNSET): Remove AMX_TF32.
        (ix86_handle_option): Ditto.
        * common/config/i386/i386-cpuinfo.h
        (enum processor_features): Remove FEATURE_AMX_TF32.
        * common/config/i386/i386-isas.h: Remove AMX-TF32.
        * config.gcc: Do not include amxtf32intrin.h.
        * config/i386/amxtf32intrin.h: Remove AMX-TF32 intrins.
        * config/i386/cpuid.h (bit_AMX_TF32): Removed.
        * config/i386/i386-c.cc
        (ix86_target_macros_internal): Remove AMX_TF32.
        * config/i386/i386-isa.def (AMX_TF32): Removed.
        * config/i386/i386-options.cc
        (ix86_valid_target_attribute_inner_p): Remove AMX-TF32.
        * config/i386/i386.opt: Ditto.
        * config/i386/i386.opt.urls: Ditto.
        * config/i386/immintrin.h: Do not include amxtf32intrin.h.
        * doc/extend.texi: Remove amx-tf32.
        * doc/invoke.texi: Ditto.
        * doc/sourcebuild.texi: Ditto.

gcc/testsuite/ChangeLog:

        * g++.dg/other/i386-2.C: Remove AMX-TF32 test.
        * g++.dg/other/i386-3.C: Ditto.
        * gcc.target/i386/amx-check.h: Ditto.
        * gcc.target/i386/funcspec-56.inc: Ditto.
        * gcc.target/i386/sse-12.c: Ditto.
        * gcc.target/i386/sse-13.c: Ditto.
        * gcc.target/i386/sse-14.c: Ditto.
        * gcc.target/i386/sse-22.c: Ditto.
        * gcc.target/i386/sse-23.c: Ditto.
        * lib/target-supports.exp: Ditto.
        * g++.target/i386/pr122446-amxtf32.C: Removed.
        * gcc.target/i386/amxtf32-asmatt-1.c: Ditto.
        * gcc.target/i386/amxtf32-asmintel-1.c: Ditto.
        * gcc.target/i386/amxtf32-mmultf32ps-2.c: Ditto.
---
 gcc/common/config/i386/cpuinfo.h              |  2 -
 gcc/common/config/i386/i386-common.cc         | 19 +-------
 gcc/common/config/i386/i386-cpuinfo.h         |  1 -
 gcc/common/config/i386/i386-isas.h            |  1 -
 gcc/config.gcc                                |  5 +-
 gcc/config/i386/amxtf32intrin.h               | 32 +------------
 gcc/config/i386/cpuid.h                       |  1 -
 gcc/config/i386/i386-c.cc                     |  2 -
 gcc/config/i386/i386-isa.def                  |  1 -
 gcc/config/i386/i386-options.cc               |  2 -
 gcc/config/i386/i386.opt                      |  6 +--
 gcc/config/i386/i386.opt.urls                 |  3 --
 gcc/config/i386/immintrin.h                   |  2 -
 gcc/doc/extend.texi                           |  5 --
 gcc/doc/invoke.texi                           | 13 ++---
 gcc/doc/sourcebuild.texi                      |  3 --
 gcc/testsuite/g++.dg/other/i386-2.C           |  2 +-
 gcc/testsuite/g++.dg/other/i386-3.C           |  2 +-
 .../g++.target/i386/pr122446-amxtf32.C        | 16 -------
 gcc/testsuite/gcc.target/i386/amx-check.h     |  3 --
 .../gcc.target/i386/amxtf32-asmatt-1.c        | 13 -----
 .../gcc.target/i386/amxtf32-asmintel-1.c      | 10 ----
 .../gcc.target/i386/amxtf32-mmultf32ps-2.c    | 48 -------------------
 gcc/testsuite/gcc.target/i386/funcspec-56.inc |  2 -
 gcc/testsuite/gcc.target/i386/sse-12.c        |  2 +-
 gcc/testsuite/gcc.target/i386/sse-13.c        |  2 +-
 gcc/testsuite/gcc.target/i386/sse-14.c        |  2 +-
 gcc/testsuite/gcc.target/i386/sse-22.c        |  4 +-
 gcc/testsuite/gcc.target/i386/sse-23.c        |  2 +-
 gcc/testsuite/lib/target-supports.exp         | 11 -----
 30 files changed, 17 insertions(+), 200 deletions(-)
 delete mode 100644 gcc/testsuite/g++.target/i386/pr122446-amxtf32.C
 delete mode 100644 gcc/testsuite/gcc.target/i386/amxtf32-asmatt-1.c
 delete mode 100644 gcc/testsuite/gcc.target/i386/amxtf32-asmintel-1.c
 delete mode 100644 gcc/testsuite/gcc.target/i386/amxtf32-mmultf32ps-2.c

diff --git a/gcc/common/config/i386/cpuinfo.h b/gcc/common/config/i386/cpuinfo.h
index 62e9210b067..b61eab2c23f 100644
--- a/gcc/common/config/i386/cpuinfo.h
+++ b/gcc/common/config/i386/cpuinfo.h
@@ -1097,8 +1097,6 @@ get_available_features (struct __processor_model 
*cpu_model,
        {
          if (eax & bit_AMX_AVX512)
            set_feature (FEATURE_AMX_AVX512);
-         if (eax & bit_AMX_TF32)
-           set_feature (FEATURE_AMX_TF32);
          if (eax & bit_AMX_FP8)
            set_feature (FEATURE_AMX_FP8);
          if (eax & bit_AMX_MOVRS)
diff --git a/gcc/common/config/i386/i386-common.cc 
b/gcc/common/config/i386/i386-common.cc
index 395dc5acd60..e399802069b 100644
--- a/gcc/common/config/i386/i386-common.cc
+++ b/gcc/common/config/i386/i386-common.cc
@@ -132,8 +132,6 @@ along with GCC; see the file COPYING3.  If not see
   (OPTION_MASK_ISA2_AVX10_1_SET | OPTION_MASK_ISA2_AVX10_2)
 #define OPTION_MASK_ISA2_AMX_AVX512_SET \
   (OPTION_MASK_ISA2_AMX_TILE_SET | OPTION_MASK_ISA2_AMX_AVX512)
-#define OPTION_MASK_ISA2_AMX_TF32_SET \
-  (OPTION_MASK_ISA2_AMX_TILE_SET | OPTION_MASK_ISA2_AMX_TF32)
 #define OPTION_MASK_ISA2_AMX_FP8_SET \
   (OPTION_MASK_ISA2_AMX_TILE_SET | OPTION_MASK_ISA2_AMX_FP8)
 #define OPTION_MASK_ISA2_MOVRS_SET OPTION_MASK_ISA2_MOVRS
@@ -303,8 +301,7 @@ along with GCC; see the file COPYING3.  If not see
   (OPTION_MASK_ISA2_AMX_TILE | OPTION_MASK_ISA2_AMX_INT8_UNSET \
    | OPTION_MASK_ISA2_AMX_BF16_UNSET | OPTION_MASK_ISA2_AMX_FP16_UNSET \
    | OPTION_MASK_ISA2_AMX_COMPLEX_UNSET | OPTION_MASK_ISA2_AMX_AVX512_UNSET \
-   | OPTION_MASK_ISA2_AMX_TF32_UNSET | OPTION_MASK_ISA2_AMX_FP8_UNSET \
-   | OPTION_MASK_ISA2_AMX_MOVRS_UNSET)
+   | OPTION_MASK_ISA2_AMX_FP8_UNSET | OPTION_MASK_ISA2_AMX_MOVRS_UNSET)
 #define OPTION_MASK_ISA2_AMX_INT8_UNSET OPTION_MASK_ISA2_AMX_INT8
 #define OPTION_MASK_ISA2_AMX_BF16_UNSET OPTION_MASK_ISA2_AMX_BF16
 #define OPTION_MASK_ISA2_UINTR_UNSET OPTION_MASK_ISA2_UINTR
@@ -329,7 +326,6 @@ along with GCC; see the file COPYING3.  If not see
   (OPTION_MASK_ISA2_AVX10_1 | OPTION_MASK_ISA2_AVX10_2_UNSET)
 #define OPTION_MASK_ISA2_AVX10_2_UNSET OPTION_MASK_ISA2_AVX10_2
 #define OPTION_MASK_ISA2_AMX_AVX512_UNSET OPTION_MASK_ISA2_AMX_AVX512
-#define OPTION_MASK_ISA2_AMX_TF32_UNSET OPTION_MASK_ISA2_AMX_TF32
 #define OPTION_MASK_ISA2_AMX_FP8_UNSET OPTION_MASK_ISA2_AMX_FP8
 #define OPTION_MASK_ISA2_MOVRS_UNSET OPTION_MASK_ISA2_MOVRS
 #define OPTION_MASK_ISA2_AMX_MOVRS_UNSET OPTION_MASK_ISA2_AMX_MOVRS
@@ -1433,19 +1429,6 @@ ix86_handle_option (struct gcc_options *opts,
        }
       return true;
 
-    case OPT_mamx_tf32:
-      if (value)
-       {
-         opts->x_ix86_isa_flags2 |= OPTION_MASK_ISA2_AMX_TF32_SET;
-         opts->x_ix86_isa_flags2_explicit |= OPTION_MASK_ISA2_AMX_TF32_SET;
-       }
-      else
-       {
-         opts->x_ix86_isa_flags2 &= ~OPTION_MASK_ISA2_AMX_TF32_UNSET;
-         opts->x_ix86_isa_flags2_explicit |= OPTION_MASK_ISA2_AMX_TF32_UNSET;
-       }
-      return true;
-
     case OPT_mamx_fp8:
       if (value)
        {
diff --git a/gcc/common/config/i386/i386-cpuinfo.h 
b/gcc/common/config/i386/i386-cpuinfo.h
index 098f81274ad..5a92426a4e8 100644
--- a/gcc/common/config/i386/i386-cpuinfo.h
+++ b/gcc/common/config/i386/i386-cpuinfo.h
@@ -278,7 +278,6 @@ enum processor_features
   FEATURE_AVX10_1 = 114,
   FEATURE_AVX10_2 = 116,
   FEATURE_AMX_AVX512,
-  FEATURE_AMX_TF32,
   FEATURE_AMX_FP8 = 120,
   FEATURE_MOVRS,
   FEATURE_AMX_MOVRS,
diff --git a/gcc/common/config/i386/i386-isas.h 
b/gcc/common/config/i386/i386-isas.h
index 62973b15f0f..f816d471252 100644
--- a/gcc/common/config/i386/i386-isas.h
+++ b/gcc/common/config/i386/i386-isas.h
@@ -187,7 +187,6 @@ ISA_NAMES_TABLE_START
   ISA_NAMES_TABLE_ENTRY("avx10.2", FEATURE_AVX10_2, P_AVX10_2, "-mavx10.2")
   ISA_NAMES_TABLE_ENTRY("amx-avx512", FEATURE_AMX_AVX512, P_NONE,
                        "-mamx-avx512")
-  ISA_NAMES_TABLE_ENTRY("amx-tf32", FEATURE_AMX_TF32, P_NONE, "-mamx-tf32")
   ISA_NAMES_TABLE_ENTRY("amx-fp8", FEATURE_AMX_FP8, P_NONE, "-mamx-fp8")
   ISA_NAMES_TABLE_ENTRY("movrs", FEATURE_MOVRS, P_NONE, "-mmovrs")
   ISA_NAMES_TABLE_ENTRY("amx-movrs", FEATURE_AMX_MOVRS, P_NONE, "-mamx-movrs")
diff --git a/gcc/config.gcc b/gcc/config.gcc
index fabd5f75f96..ae18b6a8891 100644
--- a/gcc/config.gcc
+++ b/gcc/config.gcc
@@ -470,9 +470,8 @@ i[34567]86-*-* | x86_64-*-*)
                       avx10_2mediaintrin.h avx10_2convertintrin.h
                       avx10_2bf16intrin.h avx10_2satcvtintrin.h
                       avx10_2minmaxintrin.h avx10_2copyintrin.h
-                      amxavx512intrin.h amxtf32intrin.h amxfp8intrin.h
-                      movrsintrin.h amxmovrsintrin.h avx512bmmintrin.h
-                      avx512bmmvlintrin.h"
+                      amxavx512intrin.h amxfp8intrin.h movrsintrin.h
+                      amxmovrsintrin.h avx512bmmintrin.h avx512bmmvlintrin.h"
        ;;
 ia64-*-*)
        extra_headers=ia64intrin.h
diff --git a/gcc/config/i386/amxtf32intrin.h b/gcc/config/i386/amxtf32intrin.h
index 9812b2b16f4..8af11623b06 100644
--- a/gcc/config/i386/amxtf32intrin.h
+++ b/gcc/config/i386/amxtf32intrin.h
@@ -16,34 +16,4 @@
    see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
    <http://www.gnu.org/licenses/>.  */
 
-#if !defined _IMMINTRIN_H_INCLUDED
-#error "Never use <amxtf32intrin.h> directly; include <immintrin.h> instead."
-#endif
-
-#ifndef _AMXTF32INTRIN_H_INCLUDED
-#define _AMXTF32INTRIN_H_INCLUDED
-
-#if !defined(__AMX_TF32__)
-#pragma GCC push_options
-#pragma GCC target("amx-tf32")
-#define __DISABLE_AMX_TF32__
-#endif /* __AMX_TF32__ */
-
-#if defined(__x86_64__)
-#define _tile_mmultf32ps_internal(src1_dst,src2,src3)                  \
-  __asm__ volatile                                                     \
-  ("{tmmultf32ps\t%%tmm%c[_src3], %%tmm%c[_src2], %%tmm%c[_src1_dst]   \
-    |tmmultf32ps\ttmm%c[_src1_dst], tmm%c[_src2], tmm%c[_src3]}"       \
-    :: [_src1_dst]"i"(src1_dst), [_src2]"i"(src2), [_src3]"i"(src3))
-
-#define _tile_mmultf32ps(src1_dst,src2,src3)                           \
-  _tile_mmultf32ps_internal (src1_dst, src2, src3)
-
-#endif
-
-#ifdef __DISABLE_AMX_TF32__
-#undef __DISABLE_AMX_TF32__
-#pragma GCC pop_options
-#endif /* __DISABLE_AMX_TF32__ */
-
-#endif /* _AMXTF32INTRIN_H_INCLUDED */
+#error "AMX-TF32 support has been removed since GCC 17."
diff --git a/gcc/config/i386/cpuid.h b/gcc/config/i386/cpuid.h
index c48556afa6e..a1024e0a940 100644
--- a/gcc/config/i386/cpuid.h
+++ b/gcc/config/i386/cpuid.h
@@ -173,7 +173,6 @@
 /* AMX sub leaf (%eax == 0x1e, %ecx == 1) */
 /* %eax */
 #define bit_AMX_FP8    (1 << 4)
-#define bit_AMX_TF32   (1 << 6)
 #define bit_AMX_AVX512  (1 << 7)
 #define bit_AMX_MOVRS  (1 << 8)
 
diff --git a/gcc/config/i386/i386-c.cc b/gcc/config/i386/i386-c.cc
index 56938a82222..1835f8f548c 100644
--- a/gcc/config/i386/i386-c.cc
+++ b/gcc/config/i386/i386-c.cc
@@ -775,8 +775,6 @@ ix86_target_macros_internal (HOST_WIDE_INT isa_flag,
     def_or_undef (parse_in, "__AVX10_2__");
   if (isa_flag2 & OPTION_MASK_ISA2_AMX_AVX512)
     def_or_undef (parse_in, "__AMX_AVX512__");
-  if (isa_flag2 & OPTION_MASK_ISA2_AMX_TF32)
-    def_or_undef (parse_in, "__AMX_TF32__");
   if (isa_flag2 & OPTION_MASK_ISA2_AMX_FP8)
     def_or_undef (parse_in, "__AMX_FP8__");
   if (isa_flag2 & OPTION_MASK_ISA2_MOVRS)
diff --git a/gcc/config/i386/i386-isa.def b/gcc/config/i386/i386-isa.def
index 7a9cdd84c4c..72f448e80a4 100644
--- a/gcc/config/i386/i386-isa.def
+++ b/gcc/config/i386/i386-isa.def
@@ -121,7 +121,6 @@ DEF_PTA(USER_MSR)
 DEF_PTA(AVX10_1)
 DEF_PTA(AVX10_2)
 DEF_PTA(AMX_AVX512)
-DEF_PTA(AMX_TF32)
 DEF_PTA(AMX_FP8)
 DEF_PTA(MOVRS)
 DEF_PTA(AMX_MOVRS)
diff --git a/gcc/config/i386/i386-options.cc b/gcc/config/i386/i386-options.cc
index 9e0e36351e7..58ced2952ed 100644
--- a/gcc/config/i386/i386-options.cc
+++ b/gcc/config/i386/i386-options.cc
@@ -269,7 +269,6 @@ static struct ix86_target_opts isa2_opts[] =
   { "-mavx10.1",       OPTION_MASK_ISA2_AVX10_1 },
   { "-mavx10.2",       OPTION_MASK_ISA2_AVX10_2 },
   { "-mamx-avx512",    OPTION_MASK_ISA2_AMX_AVX512 },
-  { "-mamx-tf32",      OPTION_MASK_ISA2_AMX_TF32 },
   { "-mamx-fp8",       OPTION_MASK_ISA2_AMX_FP8 },
   { "-mmovrs",         OPTION_MASK_ISA2_MOVRS },
   { "-mamx-movrs",     OPTION_MASK_ISA2_AMX_MOVRS },
@@ -1133,7 +1132,6 @@ ix86_valid_target_attribute_inner_p (tree fndecl, tree 
args, char *p_strings[],
     IX86_ATTR_ISA ("avx10.1", OPT_mavx10_1),
     IX86_ATTR_ISA ("avx10.2", OPT_mavx10_2),
     IX86_ATTR_ISA ("amx-avx512", OPT_mamx_avx512),
-    IX86_ATTR_ISA ("amx-tf32", OPT_mamx_tf32),
     IX86_ATTR_ISA ("amx-fp8", OPT_mamx_fp8),
     IX86_ATTR_ISA ("movrs", OPT_mmovrs),
     IX86_ATTR_ISA ("amx-movrs", OPT_mamx_movrs),
diff --git a/gcc/config/i386/i386.opt b/gcc/config/i386/i386.opt
index ff08188c761..158090c2bde 100644
--- a/gcc/config/i386/i386.opt
+++ b/gcc/config/i386/i386.opt
@@ -1368,11 +1368,7 @@ AVX10.1 and AVX10.2 built-in functions and code 
generation.
 mamx-avx512
 Target Mask(ISA2_AMX_AVX512) Var(ix86_isa_flags2) Save
 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2,
-AVX10.1, AVX10.2 and AMX-AVX512 built-in functions and code generation.
-
-mamx-tf32
-Target Mask(ISA2_AMX_TF32) Var(ix86_isa_flags2) Save
-Support AMX-TF32 built-in functions and code generation.
+AVX512F and AMX-AVX512 built-in functions and code generation.
 
 mamx-fp8
 Target Mask(ISA2_AMX_FP8) Var(ix86_isa_flags2) Save
diff --git a/gcc/config/i386/i386.opt.urls b/gcc/config/i386/i386.opt.urls
index 3234ec5234f..affcfa80743 100644
--- a/gcc/config/i386/i386.opt.urls
+++ b/gcc/config/i386/i386.opt.urls
@@ -620,9 +620,6 @@ UrlSuffix(gcc/x86-Options.html#index-mavx10_002e2)
 mamx-avx512
 UrlSuffix(gcc/x86-Options.html#index-mamx-avx512)
 
-mamx-tf32
-UrlSuffix(gcc/x86-Options.html#index-mamx-tf32)
-
 mamx-fp8
 UrlSuffix(gcc/x86-Options.html#index-mamx-fp8)
 
diff --git a/gcc/config/i386/immintrin.h b/gcc/config/i386/immintrin.h
index 41b4be26a11..b978395dee0 100644
--- a/gcc/config/i386/immintrin.h
+++ b/gcc/config/i386/immintrin.h
@@ -134,8 +134,6 @@
 
 #include <amxavx512intrin.h>
 
-#include <amxtf32intrin.h>
-
 #include <amxfp8intrin.h>
 
 #include <prfchwintrin.h>
diff --git a/gcc/doc/extend.texi b/gcc/doc/extend.texi
index 9f821f04853..e57c14c4266 100644
--- a/gcc/doc/extend.texi
+++ b/gcc/doc/extend.texi
@@ -9487,11 +9487,6 @@ Enable/Disable the generation of the AVX10.2 
instructions.
 @itemx no-amx-avx512
 Enable/disable the generation of the AMX-AVX512 instructions.
 
-@atindex @code{target("amx-tf32")}, x86
-@item amx-tf32
-@itemx no-amx-tf32
-Enable/disable the generation of the AMX-TF32 instructions.
-
 @atindex @code{target("amx-fp8")}, x86
 @item amx-fp8
 @itemx no-amx-fp8
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index b55d034c000..06f1ebed6be 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -1550,9 +1550,9 @@ See RS/6000 and PowerPC Options.
 -mavxvnni  -mamx-fp8  -mavx512fp16  -mavxifma  -mavxvnniint8
 -mavxneconvert  -mcmpccxadd  -mamx-fp16  -mprefetchi  -mraoint
 -mamx-complex  -mavxvnniint16  -msm3  -msha512  -msm4  -mapxf
--musermsr  -mavx10.1  -mavx10.2  -mamx-avx512  -mamx-tf32  -mmovrs
--mamx-movrs  -mavx512bmm  -mcldemote  -mms-bitfields
--mno-align-stringops  -minline-all-stringops
+-musermsr  -mavx10.1  -mavx10.2  -mamx-avx512  -mmovrs  -mamx-movrs 
+-mavx512bmm
+-mcldemote  -mms-bitfields  -mno-align-stringops  -minline-all-stringops
 -minline-stringops-dynamically  -mstringop-strategy=@var{alg}
 -mkl  -mwidekl
 -mmemcpy-strategy=@var{strategy}  -mmemset-strategy=@var{strategy}
@@ -36150,12 +36150,7 @@ Support USER_MSR built-in functions and code 
generation.
 @opindex mno-amx-avx512
 @item -mamx-avx512
 Support MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2,
-AVX10.1, AVX10.2 and AMX-AVX512 built-in functions and code generation.
-
-@opindex mamx-tf32
-@opindex mno-amx-tf32
-@item -mamx-tf32
-Support AMX-TF32 built-in functions and code generation.
+AVX512F and AMX-AVX512 built-in functions and code generation.
 
 @opindex mamx-fp8
 @opindex mno-amx-fp8
diff --git a/gcc/doc/sourcebuild.texi b/gcc/doc/sourcebuild.texi
index ef2ca9eab5e..48eed36750d 100644
--- a/gcc/doc/sourcebuild.texi
+++ b/gcc/doc/sourcebuild.texi
@@ -2712,9 +2712,6 @@ Target supports the execution of @code{amx-fp16} 
instructions.
 @item amx_movrs
 Target supports the execution of @code{amx-movrs} instructions.
 
-@item amx_tf32
-Target supports the execution of @code{amx-tf32} instructions.
-
 @item amx_fp8
 Target supports the execution of @code{amx-fp8} instructions.
 
diff --git a/gcc/testsuite/g++.dg/other/i386-2.C 
b/gcc/testsuite/g++.dg/other/i386-2.C
index d4c73f541ca..aae565053dc 100644
--- a/gcc/testsuite/g++.dg/other/i386-2.C
+++ b/gcc/testsuite/g++.dg/other/i386-2.C
@@ -1,5 +1,5 @@
 /* { dg-do compile { target i?86-*-* x86_64-*-* } } */
-/* { dg-options "-O -pedantic-errors -march=k8 -msse4a -m3dnow -mavx -mavx2 
-mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi -mbmi2 -mtbm -mlwp 
-mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw -madx -mfxsr -mxsaveopt 
-msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx -mclzero -mpku -msgx 
-mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd -mavx512vp2intersect -mserialize 
-mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 -mkl -mwidekl -mavxvnni -mavxifma 
-mavxvnniint8 -mavxneconvert -mcmpccxadd -mamx-fp16 -mprefetchi -mraoint 
-mamx-complex -mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 -mamx-avx512 
-mamx-tf32 -mamx-fp8 -mmovrs -mamx-movrs" } */
+/* { dg-options "-O -pedantic-errors -march=k8 -msse4a -m3dnow -mavx -mavx2 
-mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi -mbmi2 -mtbm -mlwp 
-mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw -madx -mfxsr -mxsaveopt 
-msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx -mclzero -mpku -msgx 
-mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd -mavx512vp2intersect -mserialize 
-mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 -mkl -mwidekl -mavxvnni -mavxifma 
-mavxvnniint8 -mavxneconvert -mcmpccxadd -mamx-fp16 -mprefetchi -mraoint 
-mamx-complex -mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 -mamx-avx512 
-mamx-fp8 -mmovrs -mamx-movrs" } */
 /* { dg-skip-if "requires hosted libstdc++ for cstdlib malloc" { ! hostedlib } 
} */
 
 /* Test that {,x,e,p,t,s,w,a,b,i}mmintrin.h, mm3dnow.h, fma4intrin.h,
diff --git a/gcc/testsuite/g++.dg/other/i386-3.C 
b/gcc/testsuite/g++.dg/other/i386-3.C
index e925607c486..f87910f6b9d 100644
--- a/gcc/testsuite/g++.dg/other/i386-3.C
+++ b/gcc/testsuite/g++.dg/other/i386-3.C
@@ -1,5 +1,5 @@
 /* { dg-do compile { target i?86-*-* x86_64-*-* } } */
-/* { dg-options "-O -fkeep-inline-functions -march=k8 -msse4a -m3dnow -mavx 
-mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi -mbmi2 -mtbm 
-mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw -madx -mfxsr 
-mxsaveopt -msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx -mclzero -mpku 
-msgx -mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd -mavx512vp2intersect 
-mserialize -mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 -mkl -mwidekl -mavxvnni 
-mavxifma -mavxvnniint8 -mavxneconvert -mcmpccxadd -mamx-fp16 -mprefetchi 
-mraoint -mamx-complex -mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 
-mamx-avx512 -mamx-tf32 -mamx-fp8 -mmovrs -mamx-movrs" } */
+/* { dg-options "-O -fkeep-inline-functions -march=k8 -msse4a -m3dnow -mavx 
-mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi -mbmi2 -mtbm 
-mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw -madx -mfxsr 
-mxsaveopt -msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx -mclzero -mpku 
-msgx -mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd -mavx512vp2intersect 
-mserialize -mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 -mkl -mwidekl -mavxvnni 
-mavxifma -mavxvnniint8 -mavxneconvert -mcmpccxadd -mamx-fp16 -mprefetchi 
-mraoint -mamx-complex -mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 
-mamx-avx512 -mamx-fp8 -mmovrs -mamx-movrs" } */
 /* { dg-skip-if "requires hosted libstdc++ for cstdlib malloc" { ! hostedlib } 
} */
 
 /* Test that {,x,e,p,t,s,w,a,b,i}mmintrin.h, mm3dnow.h, fma4intrin.h,
diff --git a/gcc/testsuite/g++.target/i386/pr122446-amxtf32.C 
b/gcc/testsuite/g++.target/i386/pr122446-amxtf32.C
deleted file mode 100644
index 0d1220a4c91..00000000000
--- a/gcc/testsuite/g++.target/i386/pr122446-amxtf32.C
+++ /dev/null
@@ -1,16 +0,0 @@
-/* { dg-do compile { target { ! ia32 } } } */
-/* { dg-options "-mamx-tile -mamx-tf32 -O0" } */
-/* { dg-final { scan-assembler "tmmultf32ps\[ \\t]+%tmm2,\[ \\t\]*%tmm1,\[ 
\\t\]*%tmm0" } } */
-
-#include <immintrin.h>
-
-template <int dst, int src1, int src2>
-struct mmultf32ps
-{
-  void operator()() { _tile_mmultf32ps(dst, src1, src2); }
-};
-
-void test_amx_tf32()
-{
-  mmultf32ps<0, 1, 2>()();
-}
diff --git a/gcc/testsuite/gcc.target/i386/amx-check.h 
b/gcc/testsuite/gcc.target/i386/amx-check.h
index c43a955181c..77e41a85423 100644
--- a/gcc/testsuite/gcc.target/i386/amx-check.h
+++ b/gcc/testsuite/gcc.target/i386/amx-check.h
@@ -257,9 +257,6 @@ main ()
 #ifdef AMX_AVX512
       && __builtin_cpu_supports ("amx-avx512")
 #endif
-#ifdef AMX_TF32
-      && __builtin_cpu_supports ("amx-tf32")
-#endif
 #ifdef AMX_FP8
       && __builtin_cpu_supports ("amx-fp8")
 #endif
diff --git a/gcc/testsuite/gcc.target/i386/amxtf32-asmatt-1.c 
b/gcc/testsuite/gcc.target/i386/amxtf32-asmatt-1.c
deleted file mode 100644
index 3d184c07766..00000000000
--- a/gcc/testsuite/gcc.target/i386/amxtf32-asmatt-1.c
+++ /dev/null
@@ -1,13 +0,0 @@
-/* { dg-do compile { target { ! ia32 } } } */
-/* { dg-options "-O2 -mamx-tf32" } */
-/* { dg-final { scan-assembler "tmmultf32ps\[ 
\\t]+\[^\n\]*%tmm3+\[^\n\]*%tmm2+\[^\n\]*%tmm1"  } } */
-#include <immintrin.h>
-
-#define TMM1 1
-#define TMM2 2
-#define TMM3 3
-
-void TEST()
-{
-  _tile_mmultf32ps (TMM1, TMM2, TMM3);
-}
diff --git a/gcc/testsuite/gcc.target/i386/amxtf32-asmintel-1.c 
b/gcc/testsuite/gcc.target/i386/amxtf32-asmintel-1.c
deleted file mode 100644
index 03ae3075078..00000000000
--- a/gcc/testsuite/gcc.target/i386/amxtf32-asmintel-1.c
+++ /dev/null
@@ -1,10 +0,0 @@
-/* { dg-do compile { target { ! ia32 } } } */
-/* { dg-require-effective-target masm_intel } */
-/* { dg-options "-O2 -mamx-tf32 -masm=intel" } */
-/* { dg-final { scan-assembler "tmmultf32ps\[ 
\\t]+\[^\n%\]*tmm1+\[^\n%\]*tmm2+\[^\n%\]*tmm3"  } } */
-#include <immintrin.h>
-
-void TEST()
-{
-  _tile_mmultf32ps (1, 2, 3);
-}
diff --git a/gcc/testsuite/gcc.target/i386/amxtf32-mmultf32ps-2.c 
b/gcc/testsuite/gcc.target/i386/amxtf32-mmultf32ps-2.c
deleted file mode 100644
index cf10bf3b21b..00000000000
--- a/gcc/testsuite/gcc.target/i386/amxtf32-mmultf32ps-2.c
+++ /dev/null
@@ -1,48 +0,0 @@
-/* { dg-do run { target { ! ia32 } } } */
-/* { dg-require-effective-target amx_tf32 } */
-/* { dg-options "-O2 -mamx-tf32" } */
-#define AMX_TF32
-#define DO_TEST test_amx_tf32_mmultf32ps
-void test_amx_tf32_mmultf32ps();
-#include "amx-helper.h"
-
-void calc_matrix_mmultf32ps (__tile *dst, __tile *src1, __tile *src2)
-{
-  float *src1_buf = (float *) src1->buf;
-  float *src2_buf = (float *) src2->buf;
-  float *dst_buf = (float *) dst->buf;
-
-  int M = src1->rows;
-  int K = src1->colsb / 4;
-  int N = src2->colsb / 4;
-  int m, n, k;
-
-  for (m = 0; m < M; m++)
-    for (k = 0; k < K; k++)
-      for (n = 0; n < N; n++)
-       dst_buf[m * N + n] +=
-       zero_lower_mantissa_bits_fp32 (silence_snan_fp32 (src1_buf[m * K + k])) 
*
-       zero_lower_mantissa_bits_fp32 (silence_snan_fp32 (src2_buf[k * N + n]));
-}
-
-void test_amx_tf32_mmultf32ps ()
-{
-  __tilecfg_u cfg;
-  __tile dst, dst_ref, src1, src2;
-  uint8_t tmp_dst_buf[1024];
-
-  init_fp32_max_tile_buffer (tmp_dst_buf);
-
-  init_tile_config (&cfg);
-  init_tile_reg_and_src_with_buffer (1, dst, tmp_dst_buf);
-  init_tile_reg_and_src_with_buffer (2, src1, tmp_dst_buf);
-  init_tile_reg_and_src_with_buffer (3, src2, tmp_dst_buf);
-
-  calc_matrix_mmultf32ps (&dst, &src1, &src2);
-
-  _tile_mmultf32ps (1, 2, 3);
-  _tile_stored (1, dst_ref.buf, _STRIDE);
-
-  if (!check_tile_register (&dst_ref, &dst))
-    abort ();
-}
diff --git a/gcc/testsuite/gcc.target/i386/funcspec-56.inc 
b/gcc/testsuite/gcc.target/i386/funcspec-56.inc
index 43ccaa9d99f..8bfedb1b259 100644
--- a/gcc/testsuite/gcc.target/i386/funcspec-56.inc
+++ b/gcc/testsuite/gcc.target/i386/funcspec-56.inc
@@ -89,7 +89,6 @@ extern void test_sm4 (void)                     
__attribute__((__target__("sm4")
 extern void test_user_msr (void)               
__attribute__((__target__("usermsr")));
 extern void test_avx10_2 (void)                        
__attribute__((__target__("avx10.2")));
 extern void test_amx_avx512 (void)             
__attribute__((__target__("amx-avx512")));
-extern void test_amx_tf32 (void)               
__attribute__((__target__("amx-tf32")));
 extern void test_amx_fp8 (void)                 
__attribute__((__target__("amx-fp8")));
 extern void test_movrs (void)                  
__attribute__((__target__("movrs")));
 extern void test_amx_movrs (void)              
__attribute__((__target__("amx-movrs")));
@@ -183,7 +182,6 @@ extern void test_no_sm4 (void)                  
__attribute__((__target__("no-sm
 extern void test_no_user_msr (void)            
__attribute__((__target__("no-usermsr")));
 extern void test_no_avx10_2 (void)             
__attribute__((__target__("no-avx10.2")));
 extern void test_no_amx_avx512 (void)          
__attribute__((__target__("no-amx-avx512")));
-extern void test_no_amx_tf32 (void)            
__attribute__((__target__("no-amx-tf32")));
 extern void test_no_amx_fp8 (void)              
__attribute__((__target__("no-amx-fp8")));
 extern void test_no_movrs (void)               
__attribute__((__target__("no-movrs")));
 extern void test_no_amx_movrs (void)           
__attribute__((__target__("no-amx-movrs")));
diff --git a/gcc/testsuite/gcc.target/i386/sse-12.c 
b/gcc/testsuite/gcc.target/i386/sse-12.c
index fc406b0a3de..e1c70fc41fd 100644
--- a/gcc/testsuite/gcc.target/i386/sse-12.c
+++ b/gcc/testsuite/gcc.target/i386/sse-12.c
@@ -3,7 +3,7 @@
    popcntintrin.h gfniintrin.h and mm_malloc.h are usable
    with -O -std=c89 -pedantic-errors.  */
 /* { dg-do compile } */
-/* { dg-options "-O -std=c89 -pedantic-errors -march=k8 -msse4a -m3dnow -mavx 
-mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi -mbmi2 -mtbm 
-mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw -madx -mfxsr 
-mxsaveopt -msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx -mclzero -mpku 
-msgx -mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd -mavx512vp2intersect 
-mserialize -mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 -mkl -mwidekl -mavxvnni 
-mavxifma -mavxvnniint8 -mavxneconvert -mamx-fp16 -mraoint -mamx-complex 
-mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 -mamx-avx512 -mamx-tf32 -mamx-fp8 
-mmovrs -mamx-movrs" } */
+/* { dg-options "-O -std=c89 -pedantic-errors -march=k8 -msse4a -m3dnow -mavx 
-mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi -mbmi2 -mtbm 
-mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw -madx -mfxsr 
-mxsaveopt -msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx -mclzero -mpku 
-msgx -mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd -mavx512vp2intersect 
-mserialize -mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 -mkl -mwidekl -mavxvnni 
-mavxifma -mavxvnniint8 -mavxneconvert -mamx-fp16 -mraoint -mamx-complex 
-mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 -mamx-avx512 -mamx-fp8 -mmovrs 
-mamx-movrs" } */
 
 #include <x86intrin.h>
 
diff --git a/gcc/testsuite/gcc.target/i386/sse-13.c 
b/gcc/testsuite/gcc.target/i386/sse-13.c
index 75419566ef6..2835886f4f2 100644
--- a/gcc/testsuite/gcc.target/i386/sse-13.c
+++ b/gcc/testsuite/gcc.target/i386/sse-13.c
@@ -1,5 +1,5 @@
 /* { dg-do compile } */
-/* { dg-options "-O2 -Werror-implicit-function-declaration -march=k8 -msse4a 
-m3dnow -mavx -mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi 
-mbmi2 -mtbm -mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw 
-madx -mfxsr -mxsaveopt -msha -mxsavec -mxsaves -mclflushopt 
-mavx512vp2intersect -mclwb -mmwaitx -mclzero -mpku -msgx -mrdpid -mgfni 
-mpconfig -mwbnoinvd -menqcmd -mserialize -mtsxldtrk -mamx-tile -mamx-int8 
-mamx-bf16 -mkl -mwidekl -mavxvnni -mavxifma -mavxvnniint8 -mavxneconvert 
-mcmpccxadd -mamx-fp16 -mprefetchi -mraoint -mamx-complex -mavxvnniint16 -msm3 
-msha512 -msm4 -mavx10.2 -mamx-avx512 -mamx-tf32 -mamx-fp8 -mmovrs -mamx-movrs" 
} */
+/* { dg-options "-O2 -Werror-implicit-function-declaration -march=k8 -msse4a 
-m3dnow -mavx -mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi 
-mbmi2 -mtbm -mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw 
-madx -mfxsr -mxsaveopt -msha -mxsavec -mxsaves -mclflushopt 
-mavx512vp2intersect -mclwb -mmwaitx -mclzero -mpku -msgx -mrdpid -mgfni 
-mpconfig -mwbnoinvd -menqcmd -mserialize -mtsxldtrk -mamx-tile -mamx-int8 
-mamx-bf16 -mkl -mwidekl -mavxvnni -mavxifma -mavxvnniint8 -mavxneconvert 
-mcmpccxadd -mamx-fp16 -mprefetchi -mraoint -mamx-complex -mavxvnniint16 -msm3 
-msha512 -msm4 -mavx10.2 -mamx-avx512 -mamx-fp8 -mmovrs -mamx-movrs" } */
 /* { dg-add-options bind_pic_locally } */
 
 #include <mm_malloc.h>
diff --git a/gcc/testsuite/gcc.target/i386/sse-14.c 
b/gcc/testsuite/gcc.target/i386/sse-14.c
index 1e86c752778..c1053c892c0 100644
--- a/gcc/testsuite/gcc.target/i386/sse-14.c
+++ b/gcc/testsuite/gcc.target/i386/sse-14.c
@@ -1,5 +1,5 @@
 /* { dg-do compile } */
-/* { dg-options "-O0 -Werror-implicit-function-declaration -march=k8 -msse4a 
-m3dnow -mavx -mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi 
-mbmi2 -mtbm -mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw 
-madx -mfxsr -mxsaveopt -msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx 
-mclzero -mpku -msgx -mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd 
-mavx512vp2intersect -mserialize -mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 
-mkl -mwidekl -mavxvnni -mavxifma -mavxvnniint8 -mavxneconvert -mamx-fp16 
-mraoint -mamx-complex -mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 
-mamx-avx512 -mamx-tf32 -mamx-fp8 -mmovrs -mamx-movrs" } */
+/* { dg-options "-O0 -Werror-implicit-function-declaration -march=k8 -msse4a 
-m3dnow -mavx -mavx2 -mfma4 -mxop -maes -mpclmul -mpopcnt -mabm -mlzcnt -mbmi 
-mbmi2 -mtbm -mlwp -mfsgsbase -mrdrnd -mf16c -mfma -mrtm -mrdseed -mprfchw 
-madx -mfxsr -mxsaveopt -msha -mxsavec -mxsaves -mclflushopt -mclwb -mmwaitx 
-mclzero -mpku -msgx -mrdpid -mgfni -mpconfig -mwbnoinvd -menqcmd 
-mavx512vp2intersect -mserialize -mtsxldtrk -mamx-tile -mamx-int8 -mamx-bf16 
-mkl -mwidekl -mavxvnni -mavxifma -mavxvnniint8 -mavxneconvert -mamx-fp16 
-mraoint -mamx-complex -mavxvnniint16 -msm3 -msha512 -msm4 -mavx10.2 
-mamx-avx512 -mamx-fp8 -mmovrs -mamx-movrs" } */
 /* { dg-add-options bind_pic_locally } */
 
 #include <mm_malloc.h>
diff --git a/gcc/testsuite/gcc.target/i386/sse-22.c 
b/gcc/testsuite/gcc.target/i386/sse-22.c
index 418fe23e816..6b78f6f950f 100644
--- a/gcc/testsuite/gcc.target/i386/sse-22.c
+++ b/gcc/testsuite/gcc.target/i386/sse-22.c
@@ -103,7 +103,7 @@
 
 
 #ifndef DIFFERENT_PRAGMAS
-#pragma GCC target 
("sse4a,3dnow,avx,avx2,fma4,xop,aes,pclmul,popcnt,abm,lzcnt,bmi,bmi2,tbm,lwp,fsgsbase,rdrnd,f16c,rtm,rdseed,prfchw,adx,fxsr,xsaveopt,sha,gfni,avx512vp2intersect,serialize,tsxldtrk,amx-tile,amx-int8,amx-bf16,kl,widekl,avxvnni,avxifma,avxvnniint8,avxneconvert,amx-fp16,raoint,amx-complex,avxvnniint16,sm3,sha512,sm4,avx10.2,amx-avx512,amx-tf32,amx-fp8,movrs,amx-movrs")
+#pragma GCC target 
("sse4a,3dnow,avx,avx2,fma4,xop,aes,pclmul,popcnt,abm,lzcnt,bmi,bmi2,tbm,lwp,fsgsbase,rdrnd,f16c,rtm,rdseed,prfchw,adx,fxsr,xsaveopt,sha,gfni,avx512vp2intersect,serialize,tsxldtrk,amx-tile,amx-int8,amx-bf16,kl,widekl,avxvnni,avxifma,avxvnniint8,avxneconvert,amx-fp16,raoint,amx-complex,avxvnniint16,sm3,sha512,sm4,avx10.2,amx-avx512,amx-fp8,movrs,amx-movrs")
 #endif
 
 /* Following intrinsics require immediate arguments.  They
@@ -220,7 +220,7 @@ test_4 (_mm_cmpestrz, int, __m128i, int, __m128i, int, 1)
 
 /* immintrin.h (AVX/AVX2/RDRND/FSGSBASE/F16C/RTM/AVX512F/SHA) */
 #ifdef DIFFERENT_PRAGMAS
-#pragma GCC target 
("avx,avx2,rdrnd,fsgsbase,f16c,rtm,sha,gfni,avx512vp2intersect,serialize,tsxldtrk,amx-tile,amx-int8,amx-bf16,kl,widekl,avxvnni,avxifma,avxvnniint8,avxneconvert,amx-fp16,raoint,amx-complex,avxvnniint16,sm3,sha512,sm4,avx10.2,amx-avx512,amx-tf32,amx-fp8,movrs,amx-movrs")
+#pragma GCC target 
("avx,avx2,rdrnd,fsgsbase,f16c,rtm,sha,gfni,avx512vp2intersect,serialize,tsxldtrk,amx-tile,amx-int8,amx-bf16,kl,widekl,avxvnni,avxifma,avxvnniint8,avxneconvert,amx-fp16,raoint,amx-complex,avxvnniint16,sm3,sha512,sm4,avx10.2,amx-avx512,amx-fp8,movrs,amx-movrs")
 #endif
 #include <immintrin.h>
 test_1 (_cvtss_sh, unsigned short, float, 1)
diff --git a/gcc/testsuite/gcc.target/i386/sse-23.c 
b/gcc/testsuite/gcc.target/i386/sse-23.c
index f9b0613fce8..0a003ca1e91 100644
--- a/gcc/testsuite/gcc.target/i386/sse-23.c
+++ b/gcc/testsuite/gcc.target/i386/sse-23.c
@@ -895,6 +895,6 @@
 #define __builtin_ia32_minmaxsh_mask_round(A, B, C, D, E, F) 
__builtin_ia32_minmaxsh_mask_round (A, B, 100, D, E, 4)
 #define __builtin_ia32_minmaxss_mask_round(A, B, C, D, E, F) 
__builtin_ia32_minmaxss_mask_round (A, B, 100, D, E, 4)
 
-#pragma GCC target 
("sse4a,3dnow,avx,avx2,fma4,xop,aes,pclmul,popcnt,abm,lzcnt,bmi,bmi2,tbm,lwp,fsgsbase,rdrnd,f16c,fma,rtm,rdseed,prfchw,adx,fxsr,xsaveopt,sha,xsavec,xsaves,clflushopt,clwb,mwaitx,clzero,pku,sgx,rdpid,gfni,vpclmulqdq,pconfig,wbnoinvd,enqcmd,avx512vp2intersect,serialize,tsxldtrk,amx-tile,amx-int8,amx-bf16,kl,widekl,avxvnni,avxifma,avxvnniint8,avxneconvert,cmpccxadd,amx-fp16,prefetchi,raoint,amx-complex,avxvnniint16,sm3,sha512,sm4,avx10.2,amx-avx512,amx-tf32,amx-fp8,movrs,amx-movrs")
+#pragma GCC target 
("sse4a,3dnow,avx,avx2,fma4,xop,aes,pclmul,popcnt,abm,lzcnt,bmi,bmi2,tbm,lwp,fsgsbase,rdrnd,f16c,fma,rtm,rdseed,prfchw,adx,fxsr,xsaveopt,sha,xsavec,xsaves,clflushopt,clwb,mwaitx,clzero,pku,sgx,rdpid,gfni,vpclmulqdq,pconfig,wbnoinvd,enqcmd,avx512vp2intersect,serialize,tsxldtrk,amx-tile,amx-int8,amx-bf16,kl,widekl,avxvnni,avxifma,avxvnniint8,avxneconvert,cmpccxadd,amx-fp16,prefetchi,raoint,amx-complex,avxvnniint16,sm3,sha512,sm4,avx10.2,amx-avx512,amx-fp8,movrs,amx-movrs")
 
 #include <x86intrin.h>
diff --git a/gcc/testsuite/lib/target-supports.exp 
b/gcc/testsuite/lib/target-supports.exp
index 0298509ae9c..66e9f51a9e0 100644
--- a/gcc/testsuite/lib/target-supports.exp
+++ b/gcc/testsuite/lib/target-supports.exp
@@ -11513,17 +11513,6 @@ proc check_effective_target_amx_avx512 { } {
     } "-mamx-avx512" ]
 }
 
-# Return 1 if amx-tf32 instructions can be compiled.
-proc check_effective_target_amx_tf32 { } {
-    return [check_no_compiler_messages amx_tf32 object {
-       void
-       foo ()
-       {
-         __asm__ volatile ("tmmultf32ps\t%%tmm1, %%tmm2, %%tmm3" ::);
-       }
-    } "-mamx-tf32" ]
-}
-
 # Return 1 if amx-fp8 instructions can be compiled.
 proc check_effective_target_amx_fp8 { } {
     return [check_no_compiler_messages amx_fp8 object {
-- 
2.31.1


Reply via email to