From: Pan Li <[email protected]>

Like v[sz]ext.vf8, we continue the support for vwmacc[u].vv.

The below test suites are passed for this patch:
1. The rv64gcv fully regression tests.

Pan Li (4):
  RISC-V: Allow RVV register overlap for vwmacc[u].vv
  RISC-V: Add test cases for vwmacc.vv reg overlap
  RISC-V: Add test cases for vwmaccu.vv reg overlap
  RISC-V: Add more test cases for vwmacc[u].vv

 gcc/config/riscv/vector.md                    |  18 +-
 .../rvv/autovec/group_overlap/group_overlap.h | 230 ++++++++++++++++++
 .../autovec/group_overlap/vwmacc_vv-i16-m1.c  |  57 +++++
 .../autovec/group_overlap/vwmacc_vv-i16-m2.c  |  49 ++++
 .../autovec/group_overlap/vwmacc_vv-i16-m4.c  |  45 ++++
 .../autovec/group_overlap/vwmacc_vv-i16-mf2.c |  21 ++
 .../autovec/group_overlap/vwmacc_vv-i16-mf4.c |  21 ++
 .../autovec/group_overlap/vwmacc_vv-i32-m1.c  |  57 +++++
 .../autovec/group_overlap/vwmacc_vv-i32-m2.c  |  49 ++++
 .../autovec/group_overlap/vwmacc_vv-i32-m4.c  |  45 ++++
 .../autovec/group_overlap/vwmacc_vv-i32-mf2.c |  21 ++
 .../autovec/group_overlap/vwmacc_vv-i8-m1.c   |  57 +++++
 .../autovec/group_overlap/vwmacc_vv-i8-m2.c   |  49 ++++
 .../autovec/group_overlap/vwmacc_vv-i8-m4.c   |  45 ++++
 .../autovec/group_overlap/vwmacc_vv-i8-mf2.c  |  21 ++
 .../autovec/group_overlap/vwmacc_vv-i8-mf4.c  |  21 ++
 .../autovec/group_overlap/vwmacc_vv-i8-mf8.c  |  21 ++
 .../autovec/group_overlap/vwmaccu_vv-u16-m1.c |  57 +++++
 .../autovec/group_overlap/vwmaccu_vv-u16-m2.c |  49 ++++
 .../autovec/group_overlap/vwmaccu_vv-u16-m4.c |  45 ++++
 .../group_overlap/vwmaccu_vv-u16-mf2.c        |  21 ++
 .../group_overlap/vwmaccu_vv-u16-mf4.c        |  21 ++
 .../autovec/group_overlap/vwmaccu_vv-u32-m1.c |  57 +++++
 .../autovec/group_overlap/vwmaccu_vv-u32-m2.c |  49 ++++
 .../autovec/group_overlap/vwmaccu_vv-u32-m4.c |  45 ++++
 .../group_overlap/vwmaccu_vv-u32-mf2.c        |  21 ++
 .../autovec/group_overlap/vwmaccu_vv-u8-m1.c  |  57 +++++
 .../autovec/group_overlap/vwmaccu_vv-u8-m2.c  |  49 ++++
 .../autovec/group_overlap/vwmaccu_vv-u8-m4.c  |  45 ++++
 .../autovec/group_overlap/vwmaccu_vv-u8-mf2.c |  21 ++
 .../autovec/group_overlap/vwmaccu_vv-u8-mf4.c |  21 ++
 .../autovec/group_overlap/vwmaccu_vv-u8-mf8.c |  21 ++
 .../gcc.target/riscv/rvv/base/pr112431-49.c   |  59 +++++
 .../gcc.target/riscv/rvv/base/pr112431-50.c   |  59 +++++
 34 files changed, 1515 insertions(+), 9 deletions(-)
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i16-m1.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i16-m2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i16-m4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i16-mf2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i16-mf4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i32-m1.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i32-m2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i32-m4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i32-mf2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i8-m1.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i8-m2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i8-m4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i8-mf2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i8-mf4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmacc_vv-i8-mf8.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u16-m1.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u16-m2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u16-m4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u16-mf2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u16-mf4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u32-m1.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u32-m2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u32-m4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u32-mf2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u8-m1.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u8-m2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u8-m4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u8-mf2.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u8-mf4.c
 create mode 100644 
gcc/testsuite/gcc.target/riscv/rvv/autovec/group_overlap/vwmaccu_vv-u8-mf8.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-49.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-50.c

-- 
2.43.0

Reply via email to