Dear Group , We are re-targeting the GCC to the CISC target ,which has the eight 8-bit registers and same register set can used as pair register for 16 bit computation i.e four 16-bits .
Any one in the group tell me ,How do i model this requirement using the target macros like REG_CLASS_NAMES and REG_CLASS_CONTENTS etc. Thanks ~Umesh
