https://gcc.gnu.org/g:b9d36b9ae9af67170a07b08f416fb3f1f15c9003

commit r16-2621-gb9d36b9ae9af67170a07b08f416fb3f1f15c9003
Author: GCC Administrator <gccadmin@gcc.gnu.org>
Date:   Wed Jul 30 00:19:13 2025 +0000

    Daily bump.

Diff:
---
 gcc/ChangeLog           | 137 ++++++++++++++++++++++++++++++++++++++++++++++++
 gcc/DATESTAMP           |   2 +-
 gcc/m2/ChangeLog        |  33 ++++++++++++
 gcc/testsuite/ChangeLog | 108 ++++++++++++++++++++++++++++++++++++++
 libstdc++-v3/ChangeLog  |   4 ++
 5 files changed, 283 insertions(+), 1 deletion(-)

diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 332776e6f6ad..317060453a58 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,140 @@
+2025-07-30  Andrew Pinski  <quic_apin...@quicinc.com>
+
+       PR rtl-optimization/121302
+       * simplify-rtx.cc (simplify_context::simplify_subreg): Use
+       byte instead of 0 when calling simplify_subreg.
+
+2025-07-29  Spencer Abson  <spencer.ab...@arm.com>
+
+       * config/aarch64/aarch64-protos.h (aarch64_sve_emit_masked_fp_pred):
+       Declare.
+       * config/aarch64/aarch64-sve.md (and<mode>3):  Change this to...
+       (@and<mode>3): ...this, so that we can use gen_and3.
+       (@cond_<optab><mode>): Extend from SVE_FULL_F_B16B16 to SVE_F_B16B16,
+       use aarch64_predicate_operand.
+       (*cond_<optab><mode>_2_strict): Likewise.
+       (*cond_<optab><mode>_3_strict): Likewise.
+       (*cond_<optab><mode>_any_strict): Likwise.
+       (*cond_<optab><mode>_2_const_strict): Extend from SVE_FULL_F to SVE_F,
+       use aarch64_predicate_operand.
+       (*cond_<optab><mode>_any_const_strict): Likewise.
+       (*cond_sub<mode>_3_const_strict): Likwise.
+       (*cond_sub<mode>_const_strict): Likewise.
+       (*vcond_mask_<mode><vpred>): Use aarch64_predicate_operand, and update
+       the comment here.
+       * config/aarch64/aarch64.cc (aarch64_sve_emit_masked_fp_pred): New
+       function.  Helper to mask the predicate in conditional expanders.
+
+2025-07-29  Dongyan Chen  <chendong...@isrc.iscas.ac.cn>
+
+       * Makefile.in: Add riscv-mcpu.texi and riscv-mtune.texi to the list
+       of files to be processed by the Texinfo generator.
+       * config/riscv/t-riscv: Add rule for generating riscv-mcpu.texi
+       and riscv-mtune.texi.
+       * doc/invoke.texi: Replace hand‑written extension table with
+       `@include riscv-mcpu.texi` and `@include riscv-mtune.texi` to
+       pull in auto‑generated entries.
+       * config/riscv/gen-riscv-mcpu-texi.cc: New file.
+       * config/riscv/gen-riscv-mtune-texi.cc: New file.
+       * doc/riscv-mcpu.texi: New file.
+       * doc/riscv-mtune.texi: New file.
+
+2025-07-29  Richard Sandiford  <richard.sandif...@arm.com>
+
+       * simplify-rtx.cc (simplify_context::simplify_subreg): Distribute
+       lowpart subregs through AND/IOR/XOR, if doing so eliminates one
+       of the terms.
+       (test_scalar_int_ext_ops): Add some tests of the above for integers.
+       * config/aarch64/aarch64.cc (aarch64_test_sve_folding): Likewise
+       add tests for predicate modes.
+
+2025-07-29  Richard Sandiford  <richard.sandif...@arm.com>
+
+       * config/aarch64/aarch64-sve-builtins.cc
+       (function_expander::get_reg_target): Check whether the target
+       is a valid register_operand.
+
+2025-07-29  Konstantinos Eleftheriou  <konstantinos.elefther...@vrull.eu>
+
+       PR rtl-optimization/120660
+       * avoid-store-forwarding.cc (process_store_forwarding):
+       Fix instruction generation when haveing multiple stores with
+       base offset.
+
+2025-07-29  Christoph Müllner  <christoph.muell...@vrull.eu>
+
+       * common/config/riscv/riscv-common.cc (riscv_ext_is_subset):
+       Remove use of structured binding to fix compiler warning.
+
+2025-07-29  Konstantinos Eleftheriou  <konstantinos.elefther...@vrull.eu>
+
+       PR rtl-optimization/119795
+       * avoid-store-forwarding.cc
+       (store_forwarding_analyzer::avoid_store_forwarding): Skip
+       transformations for stores that operate on the same address
+       range as deleted ones.
+
+2025-07-29  Pan Li  <pan2...@intel.com>
+
+       * match.pd: Add mul based unsigned SAT_MUL.
+
+2025-07-29  Richard Biener  <rguent...@suse.de>
+
+       PR tree-optimization/120687
+       * tree-ssa-reassoc.cc (reassociate_bb): Do not disturb
+       the sorted operand order in the early pass.
+       * tree-vect-slp.cc (vect_analyze_slp): Dump when a detected
+       reduction chain fails SLP discovery.
+
+2025-07-29  Alfie Richards  <alfie.richa...@arm.com>
+
+       PR middle-end/121261
+       * vec.h: Add null ptr check.
+
+2025-07-29  Jakub Jelinek  <ja...@redhat.com>
+
+       PR middle-end/121159
+       * calls.cc (can_implement_as_sibling_call_p): Don't reject declared
+       noreturn functions in musttail calls.
+
+2025-07-29  Andrew Pinski  <quic_apin...@quicinc.com>
+
+       * output.h (MAX_ALIGN_MERGABLE): New define.
+       * tree-switch-conversion.cc (switch_conversion::build_one_array):
+       Use MAX_ALIGN_MERGABLE instead of 256.
+       * varasm.cc (mergeable_string_section): Likewise
+       (mergeable_constant_section): Likewise
+
+2025-07-29  Andrew Pinski  <quic_apin...@quicinc.com>
+
+       PR middle-end/120523
+       * output.h (mergeable_constant_section): New declaration taking
+       unsigned HOST_WIDE_INT for the size.
+       * tree-switch-conversion.cc (switch_conversion::build_one_array):
+       Increase the alignment of CSWTCH for sizes less than 32bytes.
+       * varasm.cc (mergeable_constant_section): Split out twice.
+       One that takes the size in unsigned HOST_WIDE_INT and the
+       other size in a tree.
+       (default_elf_select_section): Pass DECL_SIZE instead of
+       DECL_MODE to mergeable_constant_section.
+
+2025-07-29  Richard Biener  <rguent...@suse.de>
+
+       * tree-vect-stmts.cc (vectorizable_load): Un-factor VMAT
+       specific code to their handling blocks.
+
+2025-07-29  Richard Biener  <rguent...@suse.de>
+
+       * tree-vectorizer.h (gather_scatter_info::offset_dt): Remove.
+       * tree-vect-data-refs.cc (vect_describe_gather_scatter_call):
+       Do not set it.
+       (vect_check_gather_scatter): Likewise.
+       * tree-vect-stmts.cc (vect_truncate_gather_scatter_offset):
+       Likewise.
+       (get_group_load_store_type): Use the vector type of the offset
+       SLP child.  Do not re-check vect_is_simple_use validated by
+       SLP build.
+
 2025-07-28  Georg-Johann Lay  <a...@gjlay.de>
 
        PR target/121277
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index 5d7eb78221fa..3db1b8e79cf3 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20250729
+20250730
diff --git a/gcc/m2/ChangeLog b/gcc/m2/ChangeLog
index 6babeb97bde9..2406b952dd93 100644
--- a/gcc/m2/ChangeLog
+++ b/gcc/m2/ChangeLog
@@ -1,3 +1,36 @@
+2025-07-29  Gaius Mulley  <gaiusm...@gmail.com>
+
+       * gm2-compiler/M2GenGCC.mod (FoldBecomes): Remove all
+       local variables.
+       (CodeIndrX): Remove length.
+       Remove newstr.
+       * gm2-compiler/M2Range.mod (FoldTypeIndrX): Remove desType.
+
+2025-07-29  Gaius Mulley  <gaiusm...@gmail.com>
+
+       PR modula2/121289
+       * gm2-compiler/M2Students.def (CheckVariableAgainstKeyword): New
+       parameter tok.
+       * gm2-compiler/M2Students.mod (CheckVariableAgainstKeyword): New
+       parameter tok.
+       Pass tok to PerformVariableKeywordCheck.
+       (PerformVariableKeywordCheck): New parameter tok.
+       Pass tok to MetaErrorStringT0.
+       * gm2-compiler/P2SymBuild.mod (BuildVariable): Pass tok to
+       CheckVariableAgainstKeyword.
+       * gm2-libs-iso/LowLong.mod (except): Replace with ...
+       (exceptSrc): ... this.
+       * gm2-libs-iso/LowReal.mod (except): Replace with ...
+       (exceptSrc): ... this.
+       * gm2-libs-iso/LowShort.mod (except): Replace with ...
+       (exceptSrc): ... this.
+       * gm2-libs-iso/Processes.mod (Wait): Replace from with fromCor.
+       * gm2-libs-iso/RndFile.mod (EndPos): Replace end with endP.
+       * gm2-libs/SCmdArgs.mod (GetArg): Replace start with startPos.
+       Replace end with endPos.
+       (NArg): Replace start with startPos.
+       Replace end with endPos.
+
 2025-07-25  David Malcolm  <dmalc...@redhat.com>
 
        * gm2-gcc/m2linemap.cc: Update usage of "diagnostic_info" to
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index bd12ca6e8dca..0280d3b6c475 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,111 @@
+2025-07-29  Andrew Pinski  <quic_apin...@quicinc.com>
+
+       PR testsuite/121215
+       * lib/profopt.exp (profopt-execute): Call cleanup-after-saved-dg-test
+       if returning early for the -fauto-profile case failing case.
+
+2025-07-29  Spencer Abson  <spencer.ab...@arm.com>
+
+       * g++.target/aarch64/sve/unpacked_cond_binary_bf16_2.C: New test.
+       * gcc.target/aarch64/sve/unpacked_cond_builtin_fmax_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_builtin_fmin_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_fadd_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_fdiv_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_fmaxnm_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_fminnm_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_fmul_2.c: Likewise.
+       * gcc.target/aarch64/sve/unpacked_cond_fsubr_2.c: Likewise.
+
+2025-07-29  H.J. Lu  <hjl.to...@gmail.com>
+
+       PR target/121208
+       * gcc.target/i386/pr121208-1a.c (dg-options): Add -mno-80387.
+       * gcc.target/i386/pr121208-1b.c (dg-options): Likewise.
+
+2025-07-29  Juergen Christ  <jchr...@linux.ibm.com>
+
+       PR testsuite/121286
+       PR testsuite/121288
+       * gcc.dg/vect/pr112325.c: Adjust parameters for s390.
+       * gcc.dg/vect/pr117888-1.c: Ditto.
+
+2025-07-29  Richard Sandiford  <richard.sandif...@arm.com>
+
+       * gcc.target/aarch64/saturating_arithmetic_1.c: Allow w0 and w1
+       to be duplicated in either order.
+       * gcc.target/aarch64/saturating_arithmetic_2.c: Likewise.
+
+2025-07-29  Richard Sandiford  <richard.sandif...@arm.com>
+
+       * gcc.target/aarch64/cmpbr.c: Support both operand orders
+       for 8-bit and 16-bit comparisons.
+
+2025-07-29  Konstantinos Eleftheriou  <konstantinos.elefther...@vrull.eu>
+
+       PR rtl-optimization/120660
+       * gcc.dg/pr120660.c: New test.
+
+2025-07-29  Konstantinos Eleftheriou  <konstantinos.elefther...@vrull.eu>
+
+       PR rtl-optimization/119795
+       * gcc.target/i386/pr119795.c: New test.
+
+2025-07-29  Pan Li  <pan2...@intel.com>
+
+       * gcc.target/riscv/sat/sat_u_mul-run-1-u16-from-u64.c: Add rv64
+       target for run.
+       * gcc.target/riscv/sat/sat_u_mul-run-1-u32-from-u64.c: Ditto.
+       * gcc.target/riscv/sat/sat_u_mul-run-1-u8-from-u64.c: Ditto.
+       * gcc.target/riscv/sat/sat_u_mul-1-u16-from-u32.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-1-u8-from-u16.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-1-u8-from-u32.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-2-u16-from-u64.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-2-u32-from-u64.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-2-u8-from-u64.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-run-1-u16-from-u32.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-run-1-u8-from-u16.c: New test.
+       * gcc.target/riscv/sat/sat_u_mul-run-1-u8-from-u32.c: New test.
+
+2025-07-29  Richard Biener  <rguent...@suse.de>
+
+       PR tree-optimization/120687
+       * gcc.dg/vect/pr120687-3.c: New testcase.
+
+2025-07-29  Nathaniel Shead  <nathanielosh...@gmail.com>
+
+       PR testsuite/121285
+       * g++.dg/modules/class-11_a.H: Make static_asserts valid for
+       C++14.
+
+2025-07-29  Richard Biener  <rguent...@suse.de>
+
+       PR tree-optimization/120687
+       * gcc.dg/vect/pr120687-1.c: New testcase.
+       * gcc.dg/vect/pr120687-2.c: Likewise.
+
+2025-07-29  Gaius Mulley  <gaiusm...@gmail.com>
+
+       PR modula2/121289
+       * gm2/warnings/style/fail/badvarname.mod: New test.
+       * gm2/warnings/style/fail/warnings-style-fail.exp: New test.
+
+2025-07-29  Christophe Lyon  <christophe.l...@linaro.org>
+
+       * gcc.dg/pr116906-1.c: Add 'dg-do run'.
+       * gcc.dg/pr116906-2.c: Likewise.
+       * gcc.dg/pr78185.c: Likewise.
+
+2025-07-29  Jakub Jelinek  <ja...@redhat.com>
+
+       PR middle-end/121159
+       * c-c++-common/pr121159.c: New test.
+       * gcc.dg/plugin/must-tail-call-2.c (test_5): Don't expect an error.
+
+2025-07-29  Andrew Pinski  <quic_apin...@quicinc.com>
+
+       PR middle-end/120523
+       * gcc.dg/tree-ssa/cswtch-7.c: New test.
+
 2025-07-28  Andrew Pinski  <quic_apin...@quicinc.com>
 
        PR tree-optimization/121236
diff --git a/libstdc++-v3/ChangeLog b/libstdc++-v3/ChangeLog
index b48632ff69df..5ef94f840fc8 100644
--- a/libstdc++-v3/ChangeLog
+++ b/libstdc++-v3/ChangeLog
@@ -1,3 +1,7 @@
+2025-07-29  Tomasz Kamiński  <tkami...@redhat.com>
+
+       * testsuite/std/format/ranges/format_kind.cc: New test.
+
 2025-07-28  Jonathan Wakely  <jwak...@redhat.com>
 
        PR libstdc++/102181

Reply via email to