> It doesn't seem to be possible to have polygon clearance around an > unplated via (a via with the "hole" flag).
What version of pcb? It seems to work ok in cvs. _______________________________________________ geda-user mailing list [email protected] http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
