As I understand it, the rectangle or polygon commands will automatically create a keep out area around a via or a pin.

Is it possible to create a power plane on the component side (or any signal layer) that will automatically create a keep out area around the traces, so the traces will not short to the plane?

Thanks,

Neal Baer

Reply via email to