-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3363/
-----------------------------------------------------------

Review request for Default.


Repository: gem5


Description
-------

Changeset 11366:54f3dcc05764
---------------------------
pwr: Add power states to ClockedObject

Add 4 power states to the ClockedObject, provides necessary access functions
to check and update the power state. Default power state is UNDEFINED, it is
responsibility of the respective simulation model to provide the startup state
and any other logic for state change.

Add number of transition stat.
Add distribution of time spent in clock gated state.
Add power state residency stat.

Add dump call back function to allow stats update of distribution and residency
stats.


Diffs
-----

  src/mem/ruby/network/simple/SimpleNetwork.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/network/simple/Switch.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/slicc_interface/AbstractController.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/structures/CacheMemory.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/structures/Prefetcher.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/system/RubySystem.hh f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/system/Sequencer.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/snoop_filter.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/sim/ClockedObject.py f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/sim/SConscript f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/sim/clock_domain.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/sim/clocked_object.hh f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/sim/clocked_object.cc PRE-CREATION 
  src/sim/voltage_domain.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/arch/alpha/tlb.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/arch/mips/tlb.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/arch/power/tlb.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/cpu/testers/memtest/memtest.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/dev/arm/flash_device.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/dev/arm/hdlcd.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/dev/arm/ufs_device.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/probes/stack_dist.cc f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/network/garnet/BaseGarnetNetwork.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 
  src/mem/ruby/network/garnet/fixed-pipeline/Router_d.cc 
f3f72c0ab03eac35ff4b2ab14214b66ec9c11c49 

Diff: http://reviews.gem5.org/r/3363/diff/


Testing
-------


Thanks,

Curtis Dunham

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to