changeset de0fa35df4cb in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=de0fa35df4cb
description:
gcc: Version 4.3 is pretty anal about shadowing types, placate it.
In the future, it would be nice to put the O3CPU into its own
namespace so that we don't end up hardcoding pointers to the global
namespace.
diffstat:
0 files changed
diffs (62 lines):
diff -r 9437b71c6460 -r de0fa35df4cb src/base/varargs.hh
--- a/src/base/varargs.hh Mon Sep 22 08:21:47 2008 -0700
+++ b/src/base/varargs.hh Mon Sep 22 08:25:57 2008 -0700
@@ -150,7 +150,7 @@
template <class RECV>
struct Argument : public RefCountingPtr<Base<RECV> >
{
- typedef RefCountingPtr<Base<RECV> > Base;
+ typedef RefCountingPtr<VarArgs::Base<RECV> > Base;
Argument() { }
Argument(const Null &null) { }
@@ -169,7 +169,7 @@
class List
{
public:
- typedef Argument<RECV> Argument;
+ typedef VarArgs::Argument<RECV> Argument;
typedef std::list<Argument> list;
typedef typename list::iterator iterator;
typedef typename list::const_iterator const_iterator;
diff -r 9437b71c6460 -r de0fa35df4cb src/cpu/o3/cpu_policy.hh
--- a/src/cpu/o3/cpu_policy.hh Mon Sep 22 08:21:47 2008 -0700
+++ b/src/cpu/o3/cpu_policy.hh Mon Sep 22 08:25:57 2008 -0700
@@ -65,7 +65,7 @@
/** Typedef for the branch prediction unit (which includes the BP,
* RAS, and BTB).
*/
- typedef BPredUnit<Impl> BPredUnit;
+ typedef ::BPredUnit<Impl> BPredUnit;
/** Typedef for the register file. Most classes assume a unified
* physical register file.
*/
@@ -75,15 +75,15 @@
/** Typedef for the rename map. */
typedef SimpleRenameMap RenameMap;
/** Typedef for the ROB. */
- typedef ROB<Impl> ROB;
+ typedef ::ROB<Impl> ROB;
/** Typedef for the instruction queue/scheduler. */
typedef InstructionQueue<Impl> IQ;
/** Typedef for the memory dependence unit. */
- typedef MemDepUnit<StoreSet, Impl> MemDepUnit;
+ typedef ::MemDepUnit<StoreSet, Impl> MemDepUnit;
/** Typedef for the LSQ. */
- typedef LSQ<Impl> LSQ;
+ typedef ::LSQ<Impl> LSQ;
/** Typedef for the thread-specific LSQ units. */
- typedef LSQUnit<Impl> LSQUnit;
+ typedef ::LSQUnit<Impl> LSQUnit;
/** Typedef for fetch. */
typedef DefaultFetch<Impl> Fetch;
@@ -109,7 +109,7 @@
typedef DefaultIEWDefaultCommit<Impl> IEWStruct;
/** The struct for communication within the IEW stage. */
- typedef IssueStruct<Impl> IssueStruct;
+ typedef ::IssueStruct<Impl> IssueStruct;
/** The struct for all backwards communication. */
typedef TimeBufStruct<Impl> TimeStruct;
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
