changeset 51b7b8cf8083 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=51b7b8cf8083
description:
X86: Add an Intel MP table to the simulation.
diffstat:
2 files changed, 8 insertions(+)
configs/common/FSConfig.py | 4 ++++
src/arch/x86/bios/IntelMP.py | 4 ++++
diffs (37 lines):
diff -r c811ced9efc1 -r 51b7b8cf8083 configs/common/FSConfig.py
--- a/configs/common/FSConfig.py Sat Oct 11 12:17:24 2008 -0700
+++ b/configs/common/FSConfig.py Sat Oct 11 15:14:37 2008 -0700
@@ -189,6 +189,14 @@
structures = [X86SMBiosBiosInformation()]
self.smbios_table.structures = structures
+ # Set up the Intel MP table
+ bp = X86IntelMPProcessor(
+ local_apic_id = 0,
+ local_apic_version = 0x14,
+ enable = True,
+ bootstrap = True)
+ self.intel_mp_table.add_entry(bp)
+
def makeLinuxX86System(mem_mode, mdesc = None):
self = LinuxX86System()
diff -r c811ced9efc1 -r 51b7b8cf8083 src/arch/x86/bios/IntelMP.py
--- a/src/arch/x86/bios/IntelMP.py Sat Oct 11 12:17:24 2008 -0700
+++ b/src/arch/x86/bios/IntelMP.py Sat Oct 11 15:14:37 2008 -0700
@@ -85,6 +85,15 @@
ext_entries = VectorParam.X86IntelMPExtConfigEntry([],
'extended configuration table entries')
+
+ def add_entry(self, entry):
+ if isinstance(entry, X86IntelMPBaseConfigEntry):
+ self.base_entries.append(entry)
+ elif isinstance(entry, X86IntelMPExtConfigEntry):
+ self.base_entries.append(entry)
+ else:
+ panic("Don't know what type of Intel MP entry %s is." \
+ % entry.__class__.__name__)
class X86IntelMPBaseConfigEntry(SimObject):
type = 'X86IntelMPBaseConfigEntry'
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
