changeset c36087d4573d in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=c36087d4573d
description:
Reference updates. Since split cache is gone, a lot of config.ini
changes, and minor changes to stats that are likely due to the decoupling of
insertions/evictions in the cache.
diffstat:
140 files changed, 65 insertions(+), 526 deletions(-)
tests/long/00.gzip/ref/alpha/tru64/o3-timing/m5stats.txt
| 3 -
tests/long/00.gzip/ref/alpha/tru64/o3-timing/stdout
| 6 ---
tests/long/00.gzip/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stdout
| 6 ---
tests/long/00.gzip/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/long/00.gzip/ref/alpha/tru64/simple-timing/stdout
| 6 ---
tests/long/00.gzip/ref/sparc/linux/o3-timing/m5stats.txt
| 3 -
tests/long/00.gzip/ref/sparc/linux/o3-timing/stdout
| 6 ---
tests/long/00.gzip/ref/sparc/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/00.gzip/ref/sparc/linux/simple-atomic/stdout
| 6 ---
tests/long/00.gzip/ref/sparc/linux/simple-timing/m5stats.txt
| 4 --
tests/long/00.gzip/ref/sparc/linux/simple-timing/stdout
| 6 ---
tests/long/00.gzip/ref/x86/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/00.gzip/ref/x86/linux/simple-atomic/stderr
| 1
tests/long/00.gzip/ref/x86/linux/simple-atomic/stdout
| 6 ---
tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/m5stats.txt
| 3 -
tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stdout
| 3 -
tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/m5stats.txt
| 3 -
tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stdout
| 3 -
tests/long/10.mcf/ref/sparc/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/10.mcf/ref/sparc/linux/simple-atomic/stdout
| 6 ---
tests/long/10.mcf/ref/sparc/linux/simple-timing/m5stats.txt
| 4 --
tests/long/10.mcf/ref/sparc/linux/simple-timing/stdout
| 6 ---
tests/long/10.mcf/ref/x86/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/10.mcf/ref/x86/linux/simple-atomic/stderr
| 1
tests/long/10.mcf/ref/x86/linux/simple-atomic/stdout
| 6 ---
tests/long/20.parser/ref/x86/linux/simple-atomic/m5stats.txt
| 8 ++--
tests/long/20.parser/ref/x86/linux/simple-atomic/stderr
| 1
tests/long/20.parser/ref/x86/linux/simple-atomic/stdout
| 6 ---
tests/long/30.eon/ref/alpha/tru64/o3-timing/m5stats.txt
| 3 -
tests/long/30.eon/ref/alpha/tru64/o3-timing/stderr
| 1
tests/long/30.eon/ref/alpha/tru64/o3-timing/stdout
| 6 ---
tests/long/30.eon/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/long/30.eon/ref/alpha/tru64/simple-atomic/stderr
| 1
tests/long/30.eon/ref/alpha/tru64/simple-atomic/stdout
| 6 ---
tests/long/30.eon/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/long/30.eon/ref/alpha/tru64/simple-timing/stderr
| 1
tests/long/30.eon/ref/alpha/tru64/simple-timing/stdout
| 6 ---
tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/m5stats.txt
| 3 -
tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stderr
| 1
tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stdout
| 6 ---
tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/stderr
| 1
tests/long/40.perlbmk/ref/alpha/tru64/simple-atomic/stdout
| 6 ---
tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/stderr
| 1
tests/long/40.perlbmk/ref/alpha/tru64/simple-timing/stdout
| 6 ---
tests/long/50.vortex/ref/alpha/tru64/o3-timing/m5stats.txt
| 3 -
tests/long/50.vortex/ref/alpha/tru64/o3-timing/stdout
| 4 --
tests/long/50.vortex/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/long/50.vortex/ref/alpha/tru64/simple-atomic/stdout
| 4 --
tests/long/50.vortex/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/long/50.vortex/ref/alpha/tru64/simple-timing/stdout
| 4 --
tests/long/50.vortex/ref/sparc/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/50.vortex/ref/sparc/linux/simple-atomic/stderr
| 1
tests/long/50.vortex/ref/sparc/linux/simple-atomic/stdout
| 5 --
tests/long/50.vortex/ref/sparc/linux/simple-timing/m5stats.txt
| 4 --
tests/long/50.vortex/ref/sparc/linux/simple-timing/stderr
| 1
tests/long/50.vortex/ref/sparc/linux/simple-timing/stdout
| 5 --
tests/long/60.bzip2/ref/alpha/tru64/o3-timing/m5stats.txt
| 20 +++++-----
tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stderr
| 1
tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stdout
| 6 ---
tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/stderr
| 1
tests/long/60.bzip2/ref/alpha/tru64/simple-atomic/stdout
| 6 ---
tests/long/60.bzip2/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/long/60.bzip2/ref/alpha/tru64/simple-timing/stderr
| 1
tests/long/60.bzip2/ref/alpha/tru64/simple-timing/stdout
| 6 ---
tests/long/60.bzip2/ref/x86/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/60.bzip2/ref/x86/linux/simple-atomic/stderr
| 1
tests/long/60.bzip2/ref/x86/linux/simple-atomic/stdout
| 6 ---
tests/long/70.twolf/ref/alpha/tru64/o3-timing/m5stats.txt
| 3 -
tests/long/70.twolf/ref/alpha/tru64/o3-timing/stdout
| 7 +--
tests/long/70.twolf/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/long/70.twolf/ref/alpha/tru64/simple-atomic/stdout
| 7 +--
tests/long/70.twolf/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/long/70.twolf/ref/alpha/tru64/simple-timing/stdout
| 7 +--
tests/long/70.twolf/ref/sparc/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/70.twolf/ref/sparc/linux/simple-atomic/stdout
| 7 +--
tests/long/70.twolf/ref/sparc/linux/simple-timing/m5stats.txt
| 4 --
tests/long/70.twolf/ref/sparc/linux/simple-timing/stdout
| 7 +--
tests/long/70.twolf/ref/x86/linux/simple-atomic/m5stats.txt
| 4 --
tests/long/70.twolf/ref/x86/linux/simple-atomic/stderr
| 1
tests/long/70.twolf/ref/x86/linux/simple-atomic/stdout
| 7 +--
tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/m5stats.txt
| 4 --
tests/long/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stdout
| 5 --
tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt
| 3 -
tests/quick/00.hello/ref/alpha/linux/o3-timing/stdout
| 6 ---
tests/quick/00.hello/ref/alpha/linux/simple-atomic/m5stats.txt
| 4 --
tests/quick/00.hello/ref/alpha/linux/simple-atomic/stdout
| 6 ---
tests/quick/00.hello/ref/alpha/linux/simple-timing/m5stats.txt
| 3 -
tests/quick/00.hello/ref/alpha/linux/simple-timing/stdout
| 6 ---
tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt
| 3 -
tests/quick/00.hello/ref/alpha/tru64/o3-timing/stderr
| 1
tests/quick/00.hello/ref/alpha/tru64/o3-timing/stdout
| 6 ---
tests/quick/00.hello/ref/alpha/tru64/simple-atomic/m5stats.txt
| 4 --
tests/quick/00.hello/ref/alpha/tru64/simple-atomic/stderr
| 1
tests/quick/00.hello/ref/alpha/tru64/simple-atomic/stdout
| 6 ---
tests/quick/00.hello/ref/alpha/tru64/simple-timing/m5stats.txt
| 4 --
tests/quick/00.hello/ref/alpha/tru64/simple-timing/stderr
| 1
tests/quick/00.hello/ref/alpha/tru64/simple-timing/stdout
| 6 ---
tests/quick/00.hello/ref/mips/linux/simple-atomic/m5stats.txt
| 4 --
tests/quick/00.hello/ref/mips/linux/simple-atomic/stdout
| 6 ---
tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt
| 4 --
tests/quick/00.hello/ref/mips/linux/simple-timing/stdout
| 6 ---
tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt
| 4 --
tests/quick/00.hello/ref/sparc/linux/simple-atomic/stdout
| 5 --
tests/quick/00.hello/ref/sparc/linux/simple-timing/m5stats.txt
| 4 --
tests/quick/00.hello/ref/sparc/linux/simple-timing/stdout
| 5 --
tests/quick/00.hello/ref/x86/linux/simple-atomic/m5stats.txt
| 4 --
tests/quick/00.hello/ref/x86/linux/simple-atomic/stderr
| 1
tests/quick/00.hello/ref/x86/linux/simple-atomic/stdout
| 6 ---
tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/m5stats.txt
| 3 -
tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stderr
| 1
tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stdout
| 6 ---
tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt
| 3 -
tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout
| 6 ---
tests/quick/02.insttest/ref/sparc/linux/simple-atomic/m5stats.txt
| 4 --
tests/quick/02.insttest/ref/sparc/linux/simple-atomic/stdout
| 6 ---
tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt
| 3 -
tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout
| 6 ---
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
| 4 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
| 5 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
| 4 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
| 5 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
| 4 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
| 5 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
| 4 --
tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
| 5 --
tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/m5stats.txt
| 4 --
tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/stderr
| 1
tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/stdout
| 6 ---
tests/quick/20.eio-short/ref/alpha/eio/simple-timing/m5stats.txt
| 4 --
tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stderr
| 1
tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stdout
| 6 ---
tests/quick/50.memtest/ref/alpha/linux/memtest/m5stats.txt
| 3 -
tests/quick/50.memtest/ref/alpha/linux/memtest/stderr
| 1
tests/quick/50.memtest/ref/alpha/linux/memtest/stdout
| 5 --
tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/m5stats.txt
| 3 -
tests/quick/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stdout
| 5 --
diffs (truncated from 6043 to 300 lines):
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini Thu Nov 06
11:11:42 2008 -0500
@@ -104,7 +104,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -122,8 +121,6 @@
prioritizeRequests=false
repl=Null
size=262144
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=20
trace_addr=0
@@ -281,7 +278,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -299,8 +295,6 @@
prioritizeRequests=false
repl=Null
size=131072
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=20
trace_addr=0
@@ -321,7 +315,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -339,8 +332,6 @@
prioritizeRequests=false
repl=Null
size=2097152
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=5
trace_addr=0
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/o3-timing/m5stats.txt
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/m5stats.txt Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/m5stats.txt Thu Nov 06
11:11:42 2008 -0500
@@ -8,10 +8,10 @@
global.BPredUnit.condPredicted 70112297 #
Number of conditional branches predicted
global.BPredUnit.lookups 76039028 #
Number of BP lookups
global.BPredUnit.usedRAS 1692219 #
Number of times the RAS was used to get a target.
-host_inst_rate 225803 #
Simulator instruction rate (inst/s)
-host_mem_usage 201396 #
Number of bytes of host memory used
-host_seconds 2504.62 #
Real time elapsed on the host
-host_tick_rate 66707870 #
Simulator tick rate (ticks/s)
+host_inst_rate 204243 #
Simulator instruction rate (inst/s)
+host_mem_usage 202188 #
Number of bytes of host memory used
+host_seconds 2769.01 #
Real time elapsed on the host
+host_tick_rate 60338522 #
Simulator tick rate (ticks/s)
memdepunit.memDep.conflictingLoads 19292303 #
Number of conflicting loads.
memdepunit.memDep.conflictingStores 14732751 #
Number of conflicting stores.
memdepunit.memDep.insertedLoads 126977207 #
Number of loads inserted to the mem dependence unit.
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/o3-timing/stderr
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stderr Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stderr Thu Nov 06
11:11:42 2008 -0500
@@ -1,3 +1,2 @@
warn: Sockets disabled, not accepting gdb connections
-warn: Entering event queue @ 0. Starting simulation...
warn: Increasing stack size by one page.
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/o3-timing/stdout
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stdout Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stdout Thu Nov 06
11:11:42 2008 -0500
@@ -5,13 +5,14 @@
All Rights Reserved
-M5 compiled Sep 27 2008 21:08:21
-M5 revision 5571:7f81bb1690686883c5b93e8343068a001faf5083
-M5 commit date Sat Sep 27 21:03:50 2008 -0700
-M5 started Sep 27 2008 21:09:41
-M5 executing on piton
+M5 compiled Nov 5 2008 18:30:06
+M5 revision 5719:c9056088f1516d097f7e73673f990175ad238d69
+M5 commit date Wed Nov 05 16:19:17 2008 -0500
+M5 started Nov 5 2008 21:40:15
+M5 executing on zizzer
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/o3-timing -re --stdout-file
stdout --stderr-file stderr tests/run.py long/00.gzip/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
spec_init
Loading Input Data
Duplicating 262144 bytes
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-atomic/m5stats.txt
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/m5stats.txt Wed Nov
05 16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/m5stats.txt Thu Nov
06 11:11:42 2008 -0500
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 2906348 #
Simulator instruction rate (inst/s)
-host_mem_usage 174252 #
Number of bytes of host memory used
-host_seconds 207.08 #
Real time elapsed on the host
-host_tick_rate 1453183573 #
Simulator tick rate (ticks/s)
+host_inst_rate 3818661 #
Simulator instruction rate (inst/s)
+host_mem_usage 193720 #
Number of bytes of host memory used
+host_seconds 157.61 #
Real time elapsed on the host
+host_tick_rate 1909343313 #
Simulator tick rate (ticks/s)
sim_freq 1000000000000 #
Frequency of simulated ticks
sim_insts 601856964 #
Number of instructions simulated
sim_seconds 0.300931 #
Number of seconds simulated
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stderr
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stderr Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stderr Thu Nov 06
11:11:42 2008 -0500
@@ -1,3 +1,2 @@
warn: Sockets disabled, not accepting gdb connections
-warn: Entering event queue @ 0. Starting simulation...
warn: Increasing stack size by one page.
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stdout
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stdout Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-atomic/stdout Thu Nov 06
11:11:42 2008 -0500
@@ -5,13 +5,14 @@
All Rights Reserved
-M5 compiled Sep 27 2008 21:08:21
-M5 revision 5571:7f81bb1690686883c5b93e8343068a001faf5083
-M5 commit date Sat Sep 27 21:03:50 2008 -0700
-M5 started Sep 27 2008 21:12:32
-M5 executing on piton
+M5 compiled Nov 5 2008 18:30:06
+M5 revision 5719:c9056088f1516d097f7e73673f990175ad238d69
+M5 commit date Wed Nov 05 16:19:17 2008 -0500
+M5 started Nov 5 2008 19:05:35
+M5 executing on zizzer
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/simple-atomic -re
--stdout-file stdout --stderr-file stderr tests/run.py
long/00.gzip/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
spec_init
Loading Input Data
Duplicating 262144 bytes
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini Wed Nov
05 16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/config.ini Thu Nov
06 11:11:42 2008 -0500
@@ -40,7 +40,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -58,8 +57,6 @@
prioritizeRequests=false
repl=Null
size=262144
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=5
trace_addr=0
@@ -80,7 +77,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -98,8 +94,6 @@
prioritizeRequests=false
repl=Null
size=131072
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=5
trace_addr=0
@@ -120,7 +114,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=10000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -138,8 +131,6 @@
prioritizeRequests=false
repl=Null
size=2097152
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=5
trace_addr=0
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-timing/m5stats.txt
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/m5stats.txt Wed Nov
05 16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/m5stats.txt Thu Nov
06 11:11:42 2008 -0500
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1676744 #
Simulator instruction rate (inst/s)
-host_mem_usage 200380 #
Number of bytes of host memory used
-host_seconds 358.94 #
Real time elapsed on the host
-host_tick_rate 2167478980 #
Simulator tick rate (ticks/s)
+host_inst_rate 1993278 #
Simulator instruction rate (inst/s)
+host_mem_usage 201176 #
Number of bytes of host memory used
+host_seconds 301.94 #
Real time elapsed on the host
+host_tick_rate 2576653236 #
Simulator tick rate (ticks/s)
sim_freq 1000000000000 #
Frequency of simulated ticks
sim_insts 601856964 #
Number of instructions simulated
sim_seconds 0.778004 #
Number of seconds simulated
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-timing/stderr
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stderr Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stderr Thu Nov 06
11:11:42 2008 -0500
@@ -1,3 +1,2 @@
warn: Sockets disabled, not accepting gdb connections
-warn: Entering event queue @ 0. Starting simulation...
warn: Increasing stack size by one page.
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/alpha/tru64/simple-timing/stdout
--- a/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stdout Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/alpha/tru64/simple-timing/stdout Thu Nov 06
11:11:42 2008 -0500
@@ -5,13 +5,14 @@
All Rights Reserved
-M5 compiled Sep 27 2008 21:08:21
-M5 revision 5571:7f81bb1690686883c5b93e8343068a001faf5083
-M5 commit date Sat Sep 27 21:03:50 2008 -0700
-M5 started Sep 27 2008 21:14:02
-M5 executing on piton
+M5 compiled Nov 5 2008 18:30:06
+M5 revision 5719:c9056088f1516d097f7e73673f990175ad238d69
+M5 commit date Wed Nov 05 16:19:17 2008 -0500
+M5 started Nov 5 2008 19:08:13
+M5 executing on zizzer
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/simple-timing -re
--stdout-file stdout --stderr-file stderr tests/run.py
long/00.gzip/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
spec_init
Loading Input Data
Duplicating 262144 bytes
diff -r c9056088f151 -r c36087d4573d
tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini Wed Nov 05
16:19:17 2008 -0500
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini Thu Nov 06
11:11:42 2008 -0500
@@ -104,7 +104,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -122,8 +121,6 @@
prioritizeRequests=false
repl=Null
size=262144
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=20
trace_addr=0
@@ -281,7 +278,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -299,8 +295,6 @@
prioritizeRequests=false
repl=Null
size=131072
-split=false
-split_size=0
subblock_size=0
tgts_per_mshr=20
trace_addr=0
@@ -321,7 +315,6 @@
cpu_side_filter_ranges=
hash_delay=1
latency=1000
-lifo=false
max_miss_count=0
mem_side_filter_ranges=
mshrs=10
@@ -339,8 +332,6 @@
prioritizeRequests=false
repl=Null
size=2097152
-split=false
_______________________________________________
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev
