changeset 21a58cf03386 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=21a58cf03386
description:
tests: update regression tests for changes in stats output and changes
in ruby.
diffstat:
55 files changed, 3302 insertions(+), 6628 deletions(-)
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/config.ini
| 5
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/ruby.stats
| 819 +---
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/simerr
| 20
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/simout
| 18
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/stats.txt
| 8
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/config.ini
| 5
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/ruby.stats
| 964 +---
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/simerr
| 20
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/simout
| 18
tests/quick/00.hello/ref/alpha/linux/simple-timing-ruby/stats.txt
| 8
tests/quick/00.hello/ref/alpha/tru64/simple-atomic-ruby/config.ini
| 5
tests/quick/00.hello/ref/alpha/tru64/simple-atomic-ruby/ruby.stats
| 813 +---
tests/quick/00.hello/ref/alpha/tru64/simple-atomic-ruby/simerr
| 20
tests/quick/00.hello/ref/alpha/tru64/simple-atomic-ruby/simout
| 18
tests/quick/00.hello/ref/alpha/tru64/simple-atomic-ruby/stats.txt
| 8
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/config.ini
| 5
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats
| 966 +---
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/simerr
| 20
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/simout
| 18
tests/quick/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
| 8
tests/quick/00.hello/ref/mips/linux/simple-atomic-ruby/config.ini
| 5
tests/quick/00.hello/ref/mips/linux/simple-atomic-ruby/simerr
| 20
tests/quick/00.hello/ref/mips/linux/simple-atomic-ruby/simout
| 18
tests/quick/00.hello/ref/mips/linux/simple-atomic-ruby/stats.txt
| 8
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
| 5
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/simerr
| 20
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/simout
| 18
tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
| 8
tests/quick/00.hello/ref/sparc/linux/simple-atomic-ruby/config.ini
| 5
tests/quick/00.hello/ref/sparc/linux/simple-atomic-ruby/ruby.stats
| 819 +---
tests/quick/00.hello/ref/sparc/linux/simple-atomic-ruby/simerr
| 20
tests/quick/00.hello/ref/sparc/linux/simple-atomic-ruby/simout
| 18
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/config.ini
| 5
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/ruby.stats
| 956 +---
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/simerr
| 20
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/simout
| 18
tests/quick/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt
| 8
tests/quick/00.hello/ref/x86/linux/simple-atomic-ruby/config.ini
| 5
tests/quick/00.hello/ref/x86/linux/simple-atomic-ruby/ruby.stats
| 819 +---
tests/quick/00.hello/ref/x86/linux/simple-atomic-ruby/simerr
| 20
tests/quick/00.hello/ref/x86/linux/simple-atomic-ruby/simout
| 18
tests/quick/00.hello/ref/x86/linux/simple-atomic-ruby/stats.txt
| 6
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/config.ini
| 5
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/ruby.stats
| 956 +---
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/simerr
| 20
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/simout
| 18
tests/quick/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
| 8
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp-ruby/simerr
| 38
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp-ruby/simout
| 18
tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp-ruby/stats.txt
| 8
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/config.ini
| 5
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/ruby.stats
| 1981 ++++------
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/simerr
| 208 -
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/simout
| 20
tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
| 40
diffs (truncated from 11521 to 300 lines):
diff -r a9e7d19871b5 -r 21a58cf03386
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/config.ini
--- a/tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/config.ini
Mon Jul 06 15:49:47 2009 -0700
+++ b/tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/config.ini
Mon Jul 06 15:49:48 2009 -0700
@@ -81,10 +81,9 @@
[system.physmem]
type=RubyMemory
clock=1
-config_file=
-config_options=
+config_file=build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/simple-atomic-ruby/ruby.config
debug=false
-debug_file=
+debug_file=ruby.debug
file=
latency=30000
latency_var=0
diff -r a9e7d19871b5 -r 21a58cf03386
tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/ruby.stats
--- a/tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/ruby.stats
Mon Jul 06 15:49:47 2009 -0700
+++ b/tests/quick/00.hello/ref/alpha/linux/simple-atomic-ruby/ruby.stats
Mon Jul 06 15:49:48 2009 -0700
@@ -1,258 +1,81 @@
================ Begin RubySystem Configuration Print ================
-Ruby Configuration
-------------------
-protocol: MOSI_SMP_bcast
-compiled_at: 22:51:11, May 4 2009
-RUBY_DEBUG: false
-hostname: piton
-g_RANDOM_SEED: 1
-g_DEADLOCK_THRESHOLD: 500000
-RANDOMIZATION: false
-g_SYNTHETIC_DRIVER: false
-g_DETERMINISTIC_DRIVER: false
-g_FILTERING_ENABLED: false
-g_DISTRIBUTED_PERSISTENT_ENABLED: true
-g_DYNAMIC_TIMEOUT_ENABLED: true
-g_RETRY_THRESHOLD: 1
-g_FIXED_TIMEOUT_LATENCY: 300
-g_trace_warmup_length: 1000000
-g_bash_bandwidth_adaptive_threshold: 0.75
-g_tester_length: 0
-g_synthetic_locks: 2048
-g_deterministic_addrs: 1
-g_SpecifiedGenerator: DetermInvGenerator
-g_callback_counter: 0
-g_NUM_COMPLETIONS_BEFORE_PASS: 0
-g_NUM_SMT_THREADS: 1
-g_think_time: 5
-g_hold_time: 5
-g_wait_time: 5
-PROTOCOL_DEBUG_TRACE: true
-DEBUG_FILTER_STRING: none
-DEBUG_VERBOSITY_STRING: none
-DEBUG_START_TIME: 0
-DEBUG_OUTPUT_FILENAME: none
-SIMICS_RUBY_MULTIPLIER: 4
-OPAL_RUBY_MULTIPLIER: 1
-TRANSACTION_TRACE_ENABLED: false
-USER_MODE_DATA_ONLY: false
-PROFILE_HOT_LINES: false
-PROFILE_ALL_INSTRUCTIONS: false
-PRINT_INSTRUCTION_TRACE: false
-g_DEBUG_CYCLE: 0
-BLOCK_STC: false
-PERFECT_MEMORY_SYSTEM: false
-PERFECT_MEMORY_SYSTEM_LATENCY: 0
-DATA_BLOCK: false
-REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: false
-L1_CACHE_ASSOC: 4
-L1_CACHE_NUM_SETS_BITS: 8
-L2_CACHE_ASSOC: 4
-L2_CACHE_NUM_SETS_BITS: 16
-g_MEMORY_SIZE_BYTES: 4294967296
-g_DATA_BLOCK_BYTES: 64
-g_PAGE_SIZE_BYTES: 4096
-g_REPLACEMENT_POLICY: PSEDUO_LRU
-g_NUM_PROCESSORS: 1
-g_NUM_L2_BANKS: 1
-g_NUM_MEMORIES: 1
-g_PROCS_PER_CHIP: 1
-g_NUM_CHIPS: 1
-g_NUM_CHIP_BITS: 0
-g_MEMORY_SIZE_BITS: 32
-g_DATA_BLOCK_BITS: 6
-g_PAGE_SIZE_BITS: 12
-g_NUM_PROCESSORS_BITS: 0
-g_PROCS_PER_CHIP_BITS: 0
-g_NUM_L2_BANKS_BITS: 0
-g_NUM_L2_BANKS_PER_CHIP_BITS: 0
-g_NUM_L2_BANKS_PER_CHIP: 1
-g_NUM_MEMORIES_BITS: 0
-g_NUM_MEMORIES_PER_CHIP: 1
-g_MEMORY_MODULE_BITS: 26
-g_MEMORY_MODULE_BLOCKS: 67108864
-MAP_L2BANKS_TO_LOWEST_BITS: false
-DIRECTORY_CACHE_LATENCY: 6
-NULL_LATENCY: 1
-ISSUE_LATENCY: 2
-CACHE_RESPONSE_LATENCY: 12
-L2_RESPONSE_LATENCY: 6
-L2_TAG_LATENCY: 6
-L1_RESPONSE_LATENCY: 3
-MEMORY_RESPONSE_LATENCY_MINUS_2: 158
-DIRECTORY_LATENCY: 80
-NETWORK_LINK_LATENCY: 1
-COPY_HEAD_LATENCY: 4
-ON_CHIP_LINK_LATENCY: 1
-RECYCLE_LATENCY: 10
-L2_RECYCLE_LATENCY: 5
-TIMER_LATENCY: 10000
-TBE_RESPONSE_LATENCY: 1
-PERIODIC_TIMER_WAKEUPS: true
-PROFILE_EXCEPTIONS: false
-PROFILE_XACT: true
-PROFILE_NONXACT: false
-XACT_DEBUG: true
-XACT_DEBUG_LEVEL: 1
-XACT_MEMORY: false
-XACT_ENABLE_TOURMALINE: false
-XACT_NUM_CURRENT: 0
-XACT_LAST_UPDATE: 0
-XACT_ISOLATION_CHECK: false
-PERFECT_FILTER: true
-READ_WRITE_FILTER: Perfect_
-PERFECT_VIRTUAL_FILTER: true
-VIRTUAL_READ_WRITE_FILTER: Perfect_
-PERFECT_SUMMARY_FILTER: true
-SUMMARY_READ_WRITE_FILTER: Perfect_
-XACT_EAGER_CD: true
-XACT_LAZY_VM: false
-XACT_CONFLICT_RES: BASE
-XACT_VISUALIZER: false
-XACT_COMMIT_TOKEN_LATENCY: 0
-XACT_NO_BACKOFF: false
-XACT_LOG_BUFFER_SIZE: 0
-XACT_STORE_PREDICTOR_HISTORY: 256
-XACT_STORE_PREDICTOR_ENTRIES: 256
-XACT_STORE_PREDICTOR_THRESHOLD: 4
-XACT_FIRST_ACCESS_COST: 0
-XACT_FIRST_PAGE_ACCESS_COST: 0
-ENABLE_MAGIC_WAITING: false
-ENABLE_WATCHPOINT: false
-XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
-ATMTP_ENABLED: false
-ATMTP_ABORT_ON_NON_XACT_INST: false
-ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
-ATMTP_XACT_MAX_STORES: 32
-ATMTP_DEBUG_LEVEL: 0
-L1_REQUEST_LATENCY: 2
-L2_REQUEST_LATENCY: 4
-SINGLE_ACCESS_L2_BANKS: true
-SEQUENCER_TO_CONTROLLER_LATENCY: 4
-L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
-L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
-DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
-g_SEQUENCER_OUTSTANDING_REQUESTS: 16
-NUMBER_OF_TBES: 128
-NUMBER_OF_L1_TBES: 32
-NUMBER_OF_L2_TBES: 32
-FINITE_BUFFERING: false
-FINITE_BUFFER_SIZE: 3
-PROCESSOR_BUFFER_SIZE: 10
-PROTOCOL_BUFFER_SIZE: 32
-TSO: false
-g_NETWORK_TOPOLOGY: HIERARCHICAL_SWITCH
-g_CACHE_DESIGN: NUCA
-g_endpoint_bandwidth: 10000
-g_adaptive_routing: true
-NUMBER_OF_VIRTUAL_NETWORKS: 4
-FAN_OUT_DEGREE: 4
-g_PRINT_TOPOLOGY: true
-XACT_LENGTH: 0
-XACT_SIZE: 0
-ABORT_RETRY_TIME: 0
-g_GARNET_NETWORK: false
-g_DETAIL_NETWORK: false
-g_NETWORK_TESTING: false
-g_FLIT_SIZE: 16
-g_NUM_PIPE_STAGES: 4
-g_VCS_PER_CLASS: 4
-g_BUFFER_SIZE: 4
-MEM_BUS_CYCLE_MULTIPLIER: 10
-BANKS_PER_RANK: 8
-RANKS_PER_DIMM: 2
-DIMMS_PER_CHANNEL: 2
-BANK_BIT_0: 8
-RANK_BIT_0: 11
-DIMM_BIT_0: 12
-BANK_QUEUE_SIZE: 12
-BANK_BUSY_TIME: 11
-RANK_RANK_DELAY: 1
-READ_WRITE_DELAY: 2
-BASIC_BUS_BUSY_TIME: 2
-MEM_CTL_LATENCY: 12
-REFRESH_PERIOD: 1560
-TFAW: 0
-MEM_RANDOM_ARBITRATE: 0
-MEM_FIXED_DELAY: 0
-
-Chip Config
------------
-Total_Chips: 1
-
-L1Cache_TBEs numberPerChip: 1
-TBEs_per_TBETable: 128
-
-L1Cache_L1IcacheMemory numberPerChip: 1
-Cache config: L1Cache_0_L1I
- cache_associativity: 4
- num_cache_sets_bits: 8
- num_cache_sets: 256
- cache_set_size_bytes: 16384
- cache_set_size_Kbytes: 16
- cache_set_size_Mbytes: 0.015625
- cache_size_bytes: 65536
- cache_size_Kbytes: 64
- cache_size_Mbytes: 0.0625
-
-L1Cache_L1DcacheMemory numberPerChip: 1
-Cache config: L1Cache_0_L1D
- cache_associativity: 4
- num_cache_sets_bits: 8
- num_cache_sets: 256
- cache_set_size_bytes: 16384
- cache_set_size_Kbytes: 16
- cache_set_size_Mbytes: 0.015625
- cache_size_bytes: 65536
- cache_size_Kbytes: 64
- cache_size_Mbytes: 0.0625
-
-L1Cache_L2cacheMemory numberPerChip: 1
-Cache config: L1Cache_0_L2
- cache_associativity: 4
- num_cache_sets_bits: 16
- num_cache_sets: 65536
- cache_set_size_bytes: 4194304
- cache_set_size_Kbytes: 4096
- cache_set_size_Mbytes: 4
- cache_size_bytes: 16777216
- cache_size_Kbytes: 16384
- cache_size_Mbytes: 16
-
-L1Cache_mandatoryQueue numberPerChip: 1
-
-L1Cache_sequencer numberPerChip: 1
-sequencer: Sequencer - SC
+RubySystem config:
+ random_seed: 952703
+ randomization: 0
+ tech_nm: 45
+ freq_mhz: 3000
+ block_size_bytes: 64
+ block_size_bits: 6
+ memory_size_bytes: 1073741824
+ memory_size_bits: 30
+DMA_Controller config: DMAController_0
+ version: 0
+ buffer_size: 32
+ dma_sequencer: DMASequencer_0
+ number_of_TBEs: 128
+ transitions_per_cycle: 32
+Directory_Controller config: DirectoryController_0
+ version: 0
+ buffer_size: 32
+ directory_latency: 6
+ directory_name: DirectoryMemory_0
+ memory_controller_name: MemoryControl_0
+ memory_latency: 158
+ number_of_TBEs: 128
+ recycle_latency: 10
+ to_mem_ctrl_latency: 1
+ transitions_per_cycle: 32
+L1Cache_Controller config: L1CacheController_0
+ version: 0
+ buffer_size: 32
+ cache: l1u_0
+ cache_response_latency: 12
+ issue_latency: 2
+ number_of_TBEs: 128
+ sequencer: Sequencer_0
+ transitions_per_cycle: 32
+Cache config: l1u_0
+ controller: L1CacheController_0
+ cache_associativity: 8
+ num_cache_sets_bits: 2
+ num_cache_sets: 4
+ cache_set_size_bytes: 256
+ cache_set_size_Kbytes: 0.25
+ cache_set_size_Mbytes: 0.000244141
+ cache_size_bytes: 2048
+ cache_size_Kbytes: 2
+ cache_size_Mbytes: 0.00195312
+DirectoryMemory Global Config:
+ number of directory memories: 1
+ total memory size bytes: 1073741824
+ total memory size bits: 30
+DirectoryMemory module config: DirectoryMemory_0
+ controller: DirectoryController_0
+ version: 0
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
