changeset c781ca1cb53f in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=c781ca1cb53f
description:
        ARM: Implement a basic version of the fmxr instruction.

diffstat:

1 file changed, 5 insertions(+)
src/arch/arm/isa/decoder.isa |    5 +++++

diffs (15 lines):

diff -r b1bae4948828 -r c781ca1cb53f src/arch/arm/isa/decoder.isa
--- a/src/arch/arm/isa/decoder.isa      Mon Jul 27 00:53:24 2009 -0700
+++ b/src/arch/arm/isa/decoder.isa      Mon Jul 27 00:53:29 2009 -0700
@@ -423,6 +423,11 @@
                         0x1: FloatOp::fmrx_fpscr({{ Rd = Fpscr; }});
                         0x8: FloatOp::fmrx_fpexc({{ Rd = Fpexc; }});
                     }
+                    0xe: decode RN {
+                        0x0: FloatOp::fmxr_fpsid({{ Fpsid = Rd; }});
+                        0x1: FloatOp::fmxr_fpscr({{ Fpscr = Rd; }});
+                        0x8: FloatOp::fmxr_fpexc({{ Fpexc = Rd; }});
+                    }
                 }
             }
         }
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev

Reply via email to