changeset d959f578ae42 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=d959f578ae42
description:
X86: Fix the indexing for ah in byte multiply instructions.
diffstat:
1 file changed, 6 insertions(+), 12 deletions(-)
src/arch/x86/isa/insts/general_purpose/arithmetic/multiply_and_divide.py | 18
+++-------
diffs (63 lines):
diff -r f964c623723c -r d959f578ae42
src/arch/x86/isa/insts/general_purpose/arithmetic/multiply_and_divide.py
--- a/src/arch/x86/isa/insts/general_purpose/arithmetic/multiply_and_divide.py
Wed Aug 05 03:03:07 2009 -0700
+++ b/src/arch/x86/isa/insts/general_purpose/arithmetic/multiply_and_divide.py
Wed Aug 05 03:03:28 2009 -0700
@@ -63,8 +63,7 @@
{
mul1u rax, reg
mulel rax
- # Really ah
- muleh rsi, flags=(OF,CF)
+ muleh ah, flags=(OF,CF)
};
def macroop MUL_B_M
@@ -72,8 +71,7 @@
ld t1, seg, sib, disp
mul1u rax, t1
mulel rax
- # Really ah
- muleh rsi, flags=(OF,CF)
+ muleh ah, flags=(OF,CF)
};
def macroop MUL_B_P
@@ -82,8 +80,7 @@
ld t1, seg, riprel, disp
mul1u rax, t1
mulel rax
- # Really ah
- muleh rsi, flags=(OF,CF)
+ muleh ah, flags=(OF,CF)
};
#
@@ -122,8 +119,7 @@
{
mul1s rax, reg
mulel rax
- # Really ah
- muleh rsi, flags=(OF,CF)
+ muleh ah, flags=(OF,CF)
};
def macroop IMUL_B_M
@@ -131,8 +127,7 @@
ld t1, seg, sib, disp
mul1s rax, t1
mulel rax
- # Really ah
- muleh rsi, flags=(OF,CF)
+ muleh ah, flags=(OF,CF)
};
def macroop IMUL_B_P
@@ -141,8 +136,7 @@
ld t1, seg, riprel, disp
mul1s rax, t1
mulel rax
- # Really ah
- muleh rsi, flags=(OF,CF)
+ muleh ah, flags=(OF,CF)
};
#
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
