changeset b750348f6da3 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=b750348f6da3
description:
X86: Implement the instructions that compare fp values and write a mask
as a result.
diffstat:
2 files changed, 73 insertions(+), 8 deletions(-)
src/arch/x86/isa/decoder/two_byte_opcodes.isa
| 8 -
src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_mask.py
| 73 +++++++++-
diffs (117 lines):
diff -r b3333ef98685 -r b750348f6da3
src/arch/x86/isa/decoder/two_byte_opcodes.isa
--- a/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 20:25:14
2009 -0700
+++ b/src/arch/x86/isa/decoder/two_byte_opcodes.isa Mon Aug 17 20:25:14
2009 -0700
@@ -906,7 +906,7 @@
default: decode LEGACY_DECODEVAL {
// no prefix
0x0: decode OPCODE_OP_BOTTOM3 {
- 0x2: WarnUnimpl::cmpccps_Vo_Wo_Ib();
+ 0x2: CMPPS(Vo,Wo,Ib);
0x3: WarnUnimpl::movnti_Mdq_Gdq();
0x4: PINSRW(Pq,Ew,Ib);
0x5: PEXTRW(Gd,PRq,Ib);
@@ -914,12 +914,12 @@
}
// repe (0xF3)
0x4: decode OPCODE_OP_BOTTOM3 {
- 0x2: WarnUnimpl::cmpccss_Vd_Wd_Ib();
+ 0x2: CMPSS(Vd,Wd,Ib);
default: UD2();
}
// operand size (0x66)
0x1: decode OPCODE_OP_BOTTOM3 {
- 0x2: WarnUnimpl::cmpccpd_Vo_Wo_Ib();
+ 0x2: CMPPD(Vo,Wo,Ib);
0x4: PINSRW(Vdw,Ew,Ib);
0x5: PEXTRW(Gd,VRdq,Ib);
0x6: SHUFPD(Vpd,Wpd,Ib);
@@ -927,7 +927,7 @@
}
// repne (0xF2)
0x8: decode OPCODE_OP_BOTTOM3 {
- 0x2: WarnUnimpl::cmpccsd_Vq_Wq_Ib();
+ 0x2: CMPSD(Vq,Wq,Ib);
default: UD2();
}
default: UD2();
diff -r b3333ef98685 -r b750348f6da3
src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_mask.py
---
a/src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_mask.py
Mon Aug 17 20:25:14 2009 -0700
+++
b/src/arch/x86/isa/insts/simd128/floating_point/compare/compare_and_write_mask.py
Mon Aug 17 20:25:14 2009 -0700
@@ -54,8 +54,73 @@
# Authors: Gabe Black
microcode = '''
-# CMPPS
-# CMPPD
-# CMPSS
-# CMPSD
+def macroop CMPPS_XMM_XMM_I {
+ mcmpf2r xmml, xmml, xmmlm, size=4, ext="IMMEDIATE & mask(3)"
+ mcmpf2r xmmh, xmmh, xmmhm, size=4, ext="IMMEDIATE & mask(3)"
+};
+
+def macroop CMPPS_XMM_M_I {
+ ldfp ufp1, seg, sib, "DISPLACEMENT", dataSize=8
+ ldfp ufp2, seg, sib, "DISPLACEMENT + 8", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=4, ext="IMMEDIATE & mask(3)"
+ mcmpf2r xmmh, xmmh, ufp2, size=4, ext="IMMEDIATE & mask(3)"
+};
+
+def macroop CMPPS_XMM_P_I {
+ rdip t7
+ ldfp ufp1, seg, riprel, "DISPLACEMENT", dataSize=8
+ ldfp ufp2, seg, riprel, "DISPLACEMENT + 8", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=4, ext="IMMEDIATE & mask(3)"
+ mcmpf2r xmmh, xmmh, ufp2, size=4, ext="IMMEDIATE & mask(3)"
+};
+
+def macroop CMPPD_XMM_XMM_I {
+ mcmpf2r xmml, xmml, xmmlm, size=8, ext="IMMEDIATE & mask(3)"
+ mcmpf2r xmmh, xmmh, xmmhm, size=8, ext="IMMEDIATE & mask(3)"
+};
+
+def macroop CMPPD_XMM_M_I {
+ ldfp ufp1, seg, sib, "DISPLACEMENT", dataSize=8
+ ldfp ufp2, seg, sib, "DISPLACEMENT + 8", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=8, ext="IMMEDIATE & mask(3)"
+ mcmpf2r xmmh, xmmh, ufp2, size=8, ext="IMMEDIATE & mask(3)"
+};
+
+def macroop CMPPD_XMM_P_I {
+ rdip t7
+ ldfp ufp1, seg, riprel, "DISPLACEMENT", dataSize=8
+ ldfp ufp2, seg, riprel, "DISPLACEMENT + 8", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=8, ext="IMMEDIATE & mask(3)"
+ mcmpf2r xmmh, xmmh, ufp2, size=8, ext="IMMEDIATE & mask(3)"
+};
+
+def macroop CMPSS_XMM_XMM_I {
+ mcmpf2r xmml, xmml, xmmlm, size=4, ext="IMMEDIATE | 0x8"
+};
+
+def macroop CMPSS_XMM_M_I {
+ ldfp ufp1, seg, sib, "DISPLACEMENT", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=4, ext="IMMEDIATE | 0x8"
+};
+
+def macroop CMPSS_XMM_P_I {
+ rdip t7
+ ldfp ufp1, seg, riprel, "DISPLACEMENT", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=4, ext="IMMEDIATE | 0x8"
+};
+
+def macroop CMPSD_XMM_XMM_I {
+ mcmpf2r xmml, xmml, xmmlm, size=8, ext="IMMEDIATE | 0x8"
+};
+
+def macroop CMPSD_XMM_M_I {
+ ldfp ufp1, seg, sib, "DISPLACEMENT", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=8, ext="IMMEDIATE | 0x8"
+};
+
+def macroop CMPSD_XMM_P_I {
+ rdip t7
+ ldfp ufp1, seg, riprel, "DISPLACEMENT", dataSize=8
+ mcmpf2r xmml, xmml, ufp1, size=8, ext="IMMEDIATE | 0x8"
+};
'''
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
