changeset 4df6f4bd36cd in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=4df6f4bd36cd
description:
O3: Mark fetch stage as active if it faults.
Otherwise if the rest of the pipeline is idle then
fault will never propagate to commit to be handled,
causing CPU to deadlock.
diffstat:
1 file changed, 2 insertions(+)
src/cpu/o3/fetch_impl.hh | 2 ++
diffs (12 lines):
diff -r 0c35aaa631ea -r 4df6f4bd36cd src/cpu/o3/fetch_impl.hh
--- a/src/cpu/o3/fetch_impl.hh Fri Sep 25 11:18:55 2009 -0400
+++ b/src/cpu/o3/fetch_impl.hh Sat Sep 26 10:50:50 2009 -0700
@@ -1264,6 +1264,8 @@
toDecode->insts[numInst] = instruction;
toDecode->size++;
+ wroteToTimeBuffer = true;
+
DPRINTF(Fetch, "[tid:%i]: Blocked, need to handle the trap.\n",tid);
fetchStatus[tid] = TrapPending;
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
