changeset f3caa1cd1d9a in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=f3caa1cd1d9a
description:
ruby: gave ALIASED_REQUEST priority over BUFFER_FULL in sequencer
diffstat:
1 file changed, 5 insertions(+), 7 deletions(-)
src/mem/ruby/system/Sequencer.cc | 12 +++++-------
diffs (25 lines):
diff -r 5a55833aede4 -r f3caa1cd1d9a src/mem/ruby/system/Sequencer.cc
--- a/src/mem/ruby/system/Sequencer.cc Fri Nov 13 09:43:39 2009 -0600
+++ b/src/mem/ruby/system/Sequencer.cc Fri Nov 13 09:44:51 2009 -0600
@@ -354,16 +354,14 @@
// Returns true if the sequencer already has a load or store outstanding
int Sequencer::isReady(const RubyRequest& request) {
+ if( m_writeRequestTable.exist(line_address(Address(request.paddr))) ||
+ m_readRequestTable.exist(line_address(Address(request.paddr))) ){
+ return LIBRUBY_ALIASED_REQUEST;
+ }
+
if (m_outstanding_count >= m_max_outstanding_requests) {
return LIBRUBY_BUFFER_FULL;
}
-
- if( m_writeRequestTable.exist(line_address(Address(request.paddr))) ||
- m_readRequestTable.exist(line_address(Address(request.paddr))) ){
- //cout << "OUTSTANDING REQUEST EXISTS " << p << " VER " << m_version <<
endl;
- //printProgress(cout);
- return LIBRUBY_ALIASED_REQUEST;
- }
return 1;
}
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
