changeset 6ecffa1e1ba2 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=6ecffa1e1ba2
description:
m5merge: ruby + inorder
automerge of updated inorder regressions and ruby style pass
diffstat:
6 files changed, 307 insertions(+), 270 deletions(-)
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/config.ini | 3
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/simout | 6
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt | 300 +++++-----
tests/long/70.twolf/ref/alpha/tru64/inorder-timing/config.ini | 3
tests/long/70.twolf/ref/alpha/tru64/inorder-timing/simout | 6
tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt | 259 ++++----
diffs (truncated from 918 to 300 lines):
diff -r bc0b6ea676b5 -r 6ecffa1e1ba2
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/config.ini
--- a/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/config.ini Mon Mar
22 18:43:53 2010 -0700
+++ b/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/config.ini Tue Mar
23 00:21:19 2010 -0400
@@ -79,6 +79,7 @@
latency=1000
max_miss_count=0
mshrs=10
+num_cpus=1
prefetch_data_accesses_only=false
prefetch_degree=1
prefetch_latency=10000
@@ -113,6 +114,7 @@
latency=1000
max_miss_count=0
mshrs=10
+num_cpus=1
prefetch_data_accesses_only=false
prefetch_degree=1
prefetch_latency=10000
@@ -147,6 +149,7 @@
latency=10000
max_miss_count=0
mshrs=10
+num_cpus=1
prefetch_data_accesses_only=false
prefetch_degree=1
prefetch_latency=100000
diff -r bc0b6ea676b5 -r 6ecffa1e1ba2
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/simout
--- a/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/simout Mon Mar
22 18:43:53 2010 -0700
+++ b/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/simout Tue Mar
23 00:21:19 2010 -0400
@@ -5,9 +5,9 @@
All Rights Reserved
-M5 compiled Jan 30 2010 14:58:44
-M5 revision 4b602939e245 6707 default inorder_vortex_alpha qtip tip
-M5 started Jan 30 2010 14:58:45
+M5 compiled Mar 22 2010 20:37:53
+M5 revision 8f0f6a2f2f48 7039 default qtip tip inorder_twolf qbase
+M5 started Mar 22 2010 20:37:54
M5 executing on zooks
command line: build/ALPHA_SE/m5.fast -d
build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/inorder-timing -re
tests/run.py build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
diff -r bc0b6ea676b5 -r 6ecffa1e1ba2
tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
--- a/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt Mon Mar
22 18:43:53 2010 -0700
+++ b/tests/long/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt Tue Mar
23 00:21:19 2010 -0400
@@ -1,53 +1,60 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 51950 #
Simulator instruction rate (inst/s)
-host_mem_usage 166756 #
Number of bytes of host memory used
-host_seconds 1700.48 #
Real time elapsed on the host
-host_tick_rate 63220517 #
Simulator tick rate (ticks/s)
+host_inst_rate 52039 #
Simulator instruction rate (inst/s)
+host_mem_usage 166880 #
Number of bytes of host memory used
+host_seconds 1697.59 #
Real time elapsed on the host
+host_tick_rate 62436709 #
Simulator tick rate (ticks/s)
sim_freq 1000000000000 #
Frequency of simulated ticks
sim_insts 88340673 #
Number of instructions simulated
-sim_seconds 0.107505 #
Number of seconds simulated
-sim_ticks 107505320500 #
Number of ticks simulated
+sim_seconds 0.105992 #
Number of seconds simulated
+sim_ticks 105992011500 #
Number of ticks simulated
system.cpu.AGEN-Unit.instReqsProcessed 35224018 #
Number of Instructions Requests that completed in this resource.
-system.cpu.Branch-Predictor.instReqsProcessed 88523379
# Number of Instructions Requests that completed in this resource.
-system.cpu.Branch-Predictor.predictedNotTaken 10466150
# Number of Branches Predicted As Not Taken (False).
-system.cpu.Branch-Predictor.predictedTaken 3314731
# Number of Branches Predicted As Taken (True).
-system.cpu.Decode-Unit.instReqsProcessed 88523379 #
Number of Instructions Requests that completed in this resource.
+system.cpu.Branch-Predictor.BTBHits 4998012 #
Number of BTB hits
+system.cpu.Branch-Predictor.BTBLookups 12031092 #
Number of BTB lookups
+system.cpu.Branch-Predictor.RASInCorrect 1659840 #
Number of incorrect RAS predictions.
+system.cpu.Branch-Predictor.condIncorrect 10756510 #
Number of conditional branches incorrect
+system.cpu.Branch-Predictor.condPredicted 8920903 #
Number of conditional branches predicted
+system.cpu.Branch-Predictor.instReqsProcessed 88349561
# Number of Instructions Requests that completed in this resource.
+system.cpu.Branch-Predictor.lookups 13755144 #
Number of BP lookups
+system.cpu.Branch-Predictor.predictedNotTaken 5445744
# Number of Branches Predicted As Not Taken (False).
+system.cpu.Branch-Predictor.predictedTaken 8309400
# Number of Branches Predicted As Taken (True).
+system.cpu.Branch-Predictor.usedRAS 1659840 #
Number of times the RAS was used to get a target.
+system.cpu.Decode-Unit.instReqsProcessed 88349561 #
Number of Instructions Requests that completed in this resource.
system.cpu.Execution-Unit.cyclesExecuted 53070972 #
Number of Cycles Execution Unit was used.
system.cpu.Execution-Unit.instReqsProcessed 53075554
# Number of Instructions Requests that completed in this resource.
-system.cpu.Execution-Unit.predictedNotTakenIncorrect 4515839
# Number of Branches Incorrectly Predicted As Not Taken).
-system.cpu.Execution-Unit.predictedTakenIncorrect 1659770
# Number of Branches Incorrectly Predicted As Taken.
-system.cpu.Execution-Unit.utilization 0.246830 #
Utilization of Execution Unit (cycles / totalCycles).
-system.cpu.Fetch-Seq-Unit.instReqsProcessed 186350086
# Number of Instructions Requests that completed in this resource.
+system.cpu.Execution-Unit.predictedNotTakenIncorrect 147919
# Number of Branches Incorrectly Predicted As Not Taken).
+system.cpu.Execution-Unit.predictedTakenIncorrect 2299191
# Number of Branches Incorrectly Predicted As Taken.
+system.cpu.Execution-Unit.utilization 0.250354 #
Utilization of Execution Unit (cycles / totalCycles).
+system.cpu.Fetch-Seq-Unit.instReqsProcessed 187445797
# Number of Instructions Requests that completed in this resource.
system.cpu.Graduation-Unit.instReqsProcessed 88340673
# Number of Instructions Requests that completed in this resource.
system.cpu.Mult-Div-Unit.divInstReqsProcessed 0
# Number of Divide Requests Processed.
system.cpu.Mult-Div-Unit.instReqsProcessed 82202
# Number of Instructions Requests that completed in this resource.
system.cpu.Mult-Div-Unit.multInstReqsProcessed 41101
# Number of Multiply Requests Processed.
-system.cpu.RegFile-Manager.instReqsProcessed 165783241
# Number of Instructions Requests that completed in this resource.
-system.cpu.activity 86.931340 #
Percentage of cycles cpu is active
+system.cpu.RegFile-Manager.instReqsProcessed 165784566
# Number of Instructions Requests that completed in this resource.
+system.cpu.activity 85.622201 #
Percentage of cycles cpu is active
system.cpu.committedInsts 88340673 #
Number of Instructions Simulated (Per-Thread)
system.cpu.committedInsts_total 88340673 #
Number of Instructions Simulated (Total)
system.cpu.contextSwitches 1 #
Number of context switches
-system.cpu.cpi 2.433881 #
CPI: Cycles Per Instruction (Per-Thread)
-system.cpu.cpi_total 2.433881 #
CPI: Total CPI of All Threads
+system.cpu.cpi 2.399619 #
CPI: Cycles Per Instruction (Per-Thread)
+system.cpu.cpi_total 2.399620 #
CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses 20276638 #
number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 38009.956226
# average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34917.034197
# average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency 38174.521937
# average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35069.282164
# average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 20215872 #
number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 2309713000 #
number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency 2319713000 #
number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.002997 #
miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 60766 #
number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_miss_latency 2121768500
# number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency 2131020000
# number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.002997 #
mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 60766 #
number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 14613377 #
number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency 56040.926479
# average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53040.926479
# average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency 56457.935284
# average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53457.935284
# average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 14463584 #
number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency 8394538500 #
number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency 8457003500 #
number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.010250 #
miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 149793 #
number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_miss_latency 7945159500
# number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency 8007624500
# number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.010250 #
mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 149793 #
number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value
# average number of cycles each access was blocked
@@ -59,29 +66,31 @@
system.cpu.dcache.blocked_cycles::no_targets 0
# number of cycles access was blocked
system.cpu.dcache.cache_copies 0 #
number of cache copies performed
system.cpu.dcache.demand_accesses 34890015 #
number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 50837.302134 #
average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 47810.485422
# average overall mshr miss latency
+system.cpu.dcache.demand_avg_miss_latency 51181.457454 #
average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 48151.085919
# average overall mshr miss latency
system.cpu.dcache.demand_hits 34679456 #
number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 10704251500 #
number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency 10776716500 #
number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.006035 #
miss rate for demand accesses
system.cpu.dcache.demand_misses 210559 #
number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 0 #
number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 10066928000
# number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency 10138644500
# number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.006035 #
mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 210559 #
number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 #
number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 #
number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 #
Number of misses that were no-allocate
+system.cpu.dcache.occ_%::0 0.995315 #
Average percentage of cache occupancy
+system.cpu.dcache.occ_blocks::0 4076.810579 #
Average occupied blocks per context
system.cpu.dcache.overall_accesses 34890015 #
number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 50837.302134
# average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 47810.485422
# average overall mshr miss latency
+system.cpu.dcache.overall_avg_miss_latency 51181.457454
# average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 48151.085919
# average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value
# average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 34679456 #
number of overall hits
-system.cpu.dcache.overall_miss_latency 10704251500 #
number of overall miss cycles
+system.cpu.dcache.overall_miss_latency 10776716500 #
number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.006035 #
miss rate for overall accesses
system.cpu.dcache.overall_misses 210559 #
number of overall misses
system.cpu.dcache.overall_mshr_hits 0 #
number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 10066928000
# number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency 10138644500
# number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.006035 #
mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 210559 #
number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0
# number of overall MSHR uncacheable cycles
@@ -89,9 +98,9 @@
system.cpu.dcache.replacements 200248 #
number of replacements
system.cpu.dcache.sampled_refs 204344 #
Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 #
number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 4076.864414 #
Cycle average of tags in use
+system.cpu.dcache.tagsinuse 4076.810579 #
Cycle average of tags in use
system.cpu.dcache.total_refs 34685671 #
Total number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 848885000 #
Cycle when the warmup percentage was hit.
+system.cpu.dcache.warmup_cycle 842828000 #
Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 147714 #
number of writebacks
system.cpu.dcache_port.instReqsProcessed 35224018 #
Number of Instructions Requests that completed in this resource.
system.cpu.dtb.data_accesses 34987415 #
DTB accesses
@@ -110,72 +119,74 @@
system.cpu.dtb.write_acv 0 #
DTB write access violations
system.cpu.dtb.write_hits 14613377 #
DTB write hits
system.cpu.dtb.write_misses 7252 #
DTB write misses
-system.cpu.icache.ReadReq_accesses 97826463 #
number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 19024.038820
# average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 15840.795350
# average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits 97745885 #
number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 1532919000 #
number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_rate 0.000824 #
miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_misses 80578 #
number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_hits 2650 #
number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_miss_latency 1234441500
# number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate 0.000797 #
mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_misses 77928 #
number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_accesses 99095978 #
number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 18966.643194
# average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 15796.304290
# average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits 99013611 #
number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency 1562225500 #
number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate 0.000831 #
miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses 82367 #
number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits 3600 #
number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency 1244227500
# number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate 0.000795 #
mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses 78767 #
number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value
# average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets no_value
# average number of cycles each access was blocked
-system.cpu.icache.avg_refs 1254.310197 #
Average number of references to valid blocks.
+system.cpu.icache.avg_blocked_cycles::no_targets 10833.333333
# average number of cycles each access was blocked
+system.cpu.icache.avg_refs 1257.044333 #
Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 #
number of cycles access was blocked
-system.cpu.icache.blocked::no_targets 0 #
number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 3 #
number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0
# number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets 0
# number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 32500
# number of cycles access was blocked
system.cpu.icache.cache_copies 0 #
number of cache copies performed
-system.cpu.icache.demand_accesses 97826463 #
number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 19024.038820 #
average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 15840.795350
# average overall mshr miss latency
-system.cpu.icache.demand_hits 97745885 #
number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 1532919000 #
number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_rate 0.000824 #
miss rate for demand accesses
-system.cpu.icache.demand_misses 80578 #
number of demand (read+write) misses
-system.cpu.icache.demand_mshr_hits 2650 #
number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 1234441500
# number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate 0.000797 #
mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_misses 77928 #
number of demand (read+write) MSHR misses
+system.cpu.icache.demand_accesses 99095978 #
number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 18966.643194 #
average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 15796.304290
# average overall mshr miss latency
+system.cpu.icache.demand_hits 99013611 #
number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency 1562225500 #
number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate 0.000831 #
miss rate for demand accesses
+system.cpu.icache.demand_misses 82367 #
number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits 3600 #
number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency 1244227500
# number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate 0.000795 #
mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses 78767 #
number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 #
number of fast writes performed
system.cpu.icache.mshr_cap_events 0 #
number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 #
Number of misses that were no-allocate
-system.cpu.icache.overall_accesses 97826463 #
number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 19024.038820
# average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 15840.795350
# average overall mshr miss latency
+system.cpu.icache.occ_%::0 0.914749 #
Average percentage of cache occupancy
+system.cpu.icache.occ_blocks::0 1873.406096 #
Average occupied blocks per context
+system.cpu.icache.overall_accesses 99095978 #
number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 18966.643194
# average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 15796.304290
# average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value
# average overall mshr uncacheable latency
-system.cpu.icache.overall_hits 97745885 #
number of overall hits
-system.cpu.icache.overall_miss_latency 1532919000 #
number of overall miss cycles
-system.cpu.icache.overall_miss_rate 0.000824 #
miss rate for overall accesses
-system.cpu.icache.overall_misses 80578 #
number of overall misses
-system.cpu.icache.overall_mshr_hits 2650 #
number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 1234441500
# number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_rate 0.000797 #
mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_misses 77928 #
number of overall MSHR misses
+system.cpu.icache.overall_hits 99013611 #
number of overall hits
+system.cpu.icache.overall_miss_latency 1562225500 #
number of overall miss cycles
+system.cpu.icache.overall_miss_rate 0.000831 #
miss rate for overall accesses
+system.cpu.icache.overall_misses 82367 #
number of overall misses
+system.cpu.icache.overall_mshr_hits 3600 #
number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency 1244227500
# number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate 0.000795 #
mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses 78767 #
number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0
# number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0
# number of overall MSHR uncacheable misses
-system.cpu.icache.replacements 75882 #
number of replacements
-system.cpu.icache.sampled_refs 77928 #
Sample count of references to valid blocks.
+system.cpu.icache.replacements 76721 #
number of replacements
+system.cpu.icache.sampled_refs 78767 #
Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 #
number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 1873.747475 #
Cycle average of tags in use
-system.cpu.icache.total_refs 97745885 #
Total number of references to valid blocks.
+system.cpu.icache.tagsinuse 1873.406096 #
Cycle average of tags in use
+system.cpu.icache.total_refs 99013611 #
Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 #
Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 #
number of writebacks
-system.cpu.icache_port.instReqsProcessed 97826706 #
Number of Instructions Requests that completed in this resource.
-system.cpu.idleCycles 28099010 #
Number of cycles cpu's stages were not processed
-system.cpu.ipc 0.410867 #
IPC: Instructions Per Cycle (Per-Thread)
-system.cpu.ipc_total 0.410867 #
IPC: Total IPC of All Threads
+system.cpu.icache_port.instReqsProcessed 99096235 #
Number of Instructions Requests that completed in this resource.
+system.cpu.idleCycles 30478636 #
Number of cycles cpu's stages were not processed
+system.cpu.ipc 0.416733 #
IPC: Instructions Per Cycle (Per-Thread)
+system.cpu.ipc_total 0.416733 #
IPC: Total IPC of All Threads
system.cpu.itb.data_accesses 0 #
DTB accesses
system.cpu.itb.data_acv 0 #
DTB access violations
system.cpu.itb.data_hits 0 #
DTB hits
system.cpu.itb.data_misses 0 #
DTB misses
-system.cpu.itb.fetch_accesses 97830397 #
ITB accesses
+system.cpu.itb.fetch_accesses 99100019 #
ITB accesses
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
