----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/7/ -----------------------------------------------------------
(Updated 2010-04-18 22:52:32.927555) Review request for Default. Changes ------- This seems to work pretty well for me. The one downside is that event order gets wonky due to the cache. This is because we don't have any tie-breaker for events of the same tick/priority, and as a result, the order of those events is somewhat random. So, we can leave things as they are or accept the cache. We should consider if we want to do something for tie breaking. In theory, we want this for a multithreaded simulator, but it may be better to do the tie breaking not in the event queue itself, but in the the events that actually cause the problems. Summary (updated) ------- eventq: Add a small cache to speed up insertions Diffs ----- src/sim/eventq.hh edde97a6ea7c src/sim/eventq.cc edde97a6ea7c Diff: http://reviews.m5sim.org/r/7/diff Testing ------- Thanks, Nathan _______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
