----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/97/ -----------------------------------------------------------
Review request for Default. Summary ------- ruby: Fixed L2 cache miss profiling Fixed L2 cache miss profiling for the MOESI_CMP_token protocol Diffs ----- src/mem/protocol/MOESI_CMP_token-L1cache.sm a75564db03c3 src/mem/protocol/MOESI_CMP_token-L2cache.sm a75564db03c3 src/mem/protocol/MOESI_CMP_token-msg.sm a75564db03c3 src/mem/protocol/RubySlicc_Profiler.sm a75564db03c3 src/mem/protocol/RubySlicc_Types.sm a75564db03c3 src/mem/ruby/profiler/CacheProfiler.hh a75564db03c3 src/mem/ruby/profiler/CacheProfiler.cc a75564db03c3 src/mem/ruby/slicc_interface/RubySlicc_Profiler_interface.hh a75564db03c3 src/mem/ruby/system/CacheMemory.hh a75564db03c3 src/mem/ruby/system/CacheMemory.cc a75564db03c3 Diff: http://reviews.m5sim.org/r/97/diff Testing ------- Thanks, Brad _______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
