----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/186/#review251 -----------------------------------------------------------
src/arch/arm/isa/formats/uncond.isa <http://reviews.m5sim.org/r/186/#comment396> all are gone. src/arch/arm/isa/insts/misc.isa <http://reviews.m5sim.org/r/186/#comment395> right now they're just no-ops. They'll get some code in a future change. - Ali On 2010-08-13 10:14:14, Ali Saidi wrote: > > ----------------------------------------------------------- > This is an automatically generated e-mail. To reply, visit: > http://reviews.m5sim.org/r/186/ > ----------------------------------------------------------- > > (Updated 2010-08-13 10:14:14) > > > Review request for Default. > > > Summary > ------- > > ARM: Implement DSB, DMB, ISB > > > Diffs > ----- > > src/arch/arm/isa/formats/branch.isa 3c48b2b3cb83 > src/arch/arm/isa/formats/uncond.isa 3c48b2b3cb83 > src/arch/arm/isa/insts/misc.isa 3c48b2b3cb83 > > Diff: http://reviews.m5sim.org/r/186/diff > > > Testing > ------- > > > Thanks, > > Ali > > _______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
