changeset 3d72ff41f9d2 in /z/repo/m5
details: http://repo.m5sim.org/m5?cmd=changeset;node=3d72ff41f9d2
description:
SPARC: Fix some style issues in utility.hh.
diffstat:
src/arch/sparc/utility.hh | 8 ++++----
1 files changed, 4 insertions(+), 4 deletions(-)
diffs (32 lines):
diff -r 405f840c4ae1 -r 3d72ff41f9d2 src/arch/sparc/utility.hh
--- a/src/arch/sparc/utility.hh Sun Aug 22 18:24:09 2010 -0700
+++ b/src/arch/sparc/utility.hh Sun Aug 22 18:39:39 2010 -0700
@@ -41,8 +41,6 @@
namespace SparcISA
{
-
-
uint64_t getArgument(ThreadContext *tc, int number, bool fp);
static inline bool
@@ -97,7 +95,8 @@
template <class TC>
void zeroRegisters(TC *tc);
- inline void initCPU(ThreadContext *tc, int cpuId)
+ inline void
+ initCPU(ThreadContext *tc, int cpuId)
{
static Fault por = new PowerOnReset();
if (cpuId == 0)
@@ -105,7 +104,8 @@
}
- inline void startupCPU(ThreadContext *tc, int cpuId)
+ inline void
+ startupCPU(ThreadContext *tc, int cpuId)
{
#if FULL_SYSTEM
// Other CPUs will get activated by IPIs
_______________________________________________
m5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/m5-dev
