> Steve, we can try caching MRU cache block. We can also try replacing hash > table with a two dimensional array indexed using cache set and cache way. > This should at least show some decent speedup (depending on SMC code). The O3 caches the MRU and ironically, I had just patched the InOrder model to do the same thing. Templating the code from fetch_impl.hh (in the O3 model) to cache the block may be a good way to get that change done fairly quick.
-- - Korey
_______________________________________________ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev
