Hi, I am trying to reason about the printed ruby statistics in the default ruby.stats by comparing it with my own miss counter implementation. From my understanding, all memory requests will be sent to system/Sequencer.cc and to access the cache, it has to call tryCacheAccess. However, this function doesn't seem to be called at all in my simulation. Am I looking at the wrong function? Can someone point out the **cache access** function for all memory requests?
thanks in advance, Carole
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
