Hi,

The first step is to decide exactly which accesses you need to track - and that 
will depend on the purpose that you're using the access traces.

e.g., in FS mode, whether or not to include accesses from a kernel-mode IO 
function to a buffer that has been allocated in user-mode, whether or not to 
include DMA accesses (or just those from the kernel), whether you need to track 
evictions from L2 that occur due to accesses made in kernel mode (even if the 
line evicted was not itself touched in kernel mode), etc.

--Tim




From: [email protected] [mailto:[email protected]] On 
Behalf Of biswabandan panda
Sent: 23 August 2011 02:43
To: gem5 users mailing list
Subject: Re: [gem5-users] accesses to L2 cache lines because of OS in FS mode

can i use kernel start and kernel end . will it b ok to check the addresses 
coming into L2 are within this range or not. If it s , then its from OS else 
user mode. But in FS mode, the L2 accesses are actual physical addresses 
right?, but he kernel addresses are in virtual.  plz do reply
On Tue, Aug 23, 2011 at 5:26 AM, Ali Saidi 
<[email protected]<mailto:[email protected]>> wrote:
You'll need to do something like add a in_usr_mode field to the Request objects 
and then check that in the L2 cache.

Ali

On Aug 22, 2011, at 12:06 PM, biswabandan panda wrote:

Hey,
       I want to track the accesses generated to L2 cache because of OS code 
and not the application in ALPHA-FS mode.

I was able to check the instructions from OS and application point of view by 
using isUserMode()

But when it comes to L2 cache, i doubt how much it ll b helpful? Any suggestions

--

thanks&regards
BISWABANDAN
_______________________________________________
gem5-users mailing list
[email protected]<mailto:[email protected]>
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users


_______________________________________________
gem5-users mailing list
[email protected]<mailto:[email protected]>
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users



--

thanks&regards
BISWABANDAN PANDA
M.S.(RESEARCH SCHOLAR)
RISE LAB
IIT MADRAS

http://www.cse.iitm.ac.in/~biswa/<http://www.cse.iitm.ac.in/%7Ebiswa/>

_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Reply via email to