lsq_unit.hh has
if (!dcachePort->sendTiming(data_pkt)) {
but the definition doesn't mention which side.
On 12/6/11, Dibakar Gope <[email protected]> wrote:
> Hi, I guess, lsq_unit.hh, lsq_unit_impl.hh (src/cpu/o3) should have that
> sendTiming function.
>
> On 12/06/11, Mahmood Naderan wrote:
>> Hi,
>> in cache_impl.hh, there is a function:
>>
>> bool Cache<TagStore>::CpuSidePort::recvTiming(PacketPtr pkt)
>>
>> I expect that a corresponding function exists in cpu side (fetch, ...)
>> that looks like
>>
>> CacheSidePort::sendTiming(PacketPtr pkt)
>>
>> however I couldn't find such thing. If there exists one with different
>> name please let me know.
>> How can I send a pkt from cpu to cache. Any example?
>>
>> --
>> // Naderan *Mahmood;
>> _______________________________________________
>> gem5-users mailing list
>> [email protected]
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> _______________________________________________
> gem5-users mailing list
> [email protected]
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
--
--
// Naderan *Mahmood;
_______________________________________________
gem5-users mailing list
[email protected]
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
