Thanks Ali, That solved that issue. I ran into another problem, but this time with a multicore configuration (4 cores) with this commandline
The cache debug trace just before it crashes is 67991625000: system.cpu0.dcache: ReadReq 557770 hit 67991625500: system.cpu0.dcache: snooped a SCUpgradeReq request for addr 557740, new state is 0 67991625500: system.cpu1.dcache: snooped a SCUpgradeReq request for addr 557740, new state is 0 67991625500: system.cpu3.dcache: snooped a SCUpgradeReq request for addr 557740, responding, new state is 0 67991625500: system.l2: mem inhibited on 0x557740: not responding 67991625500: system.cpu0.dcache: ReadReq 557770 miss 67991625500: system.cpu1.icache: ReadReq (ifetch) 74400 hit 67991626000: system.cpu1.dcache: ReadReq 557760 miss 67991626000: system.cpu0.dcache: ReadReq 557770 miss 67991626500: system.cpu0.dcache: ReadReq 557770 miss 67991626500: system.cpu3.icache: ReadReq (ifetch) 74400 hit 67991627000: system.cpu2.dcache: Deferring snoop on in-service MSHR to blk 557740 67991627000: system.l2: mem inhibited on 0x557740: not responding 67991627000: system.cpu1.icache: ReadReq (ifetch) 74480 miss 67991627000: system.cpu0.dcache: ReadReq 557770 miss 67991627500: system.cpu0.dcache: ReadReq 557770 miss 67991627500: system.cpu3.icache: ReadReq (ifetch) b3140 hit 67991627500: system.cpu3.dcache: ReadReq 7877f5c hit 67991628000: system.cpu2.dcache: Handling response to 557740 67991628000: system.cpu2.dcache: Block for addr 557740 being updated in Cache 67991628000: system.cpu2.dcache: Block addr 557740 moving from state 1 to 15 67991628000: system.cpu2.dcache: processing deferred snoop... 67991628000: system.cpu2.dcache: snooped a ReadReq request for addr 557740, responding, new state is 13 67991628000: system.cpu0.dcache: ReadReq 557770 miss 67991629000: system.cpu0.dcache: Deferring snoop on in-service MSHR to blk 557740 67991629000: system.cpu2.dcache: snooped a ReadReq request for addr 557740, responding, new state is 13 m5.debug: build/ARM_FS/mem/cache/cache_impl.hh:1257: void Cache<TagStore>::handleSnoop(Packet*, typename TagStore::BlkType*, bool, bool, bool) [with TagStore = LRU]: Assertion `!pkt->memInhibitAsserted()' failed. Program aborted at cycle 67991629000 My commandline is ./build/ARM_FS/m5.debug --debug-flags=Cache configs/example/fs.py -n 4 --script=configs/spec2k6/4core/gcc_4c.rcS --detailed --caches --l2cache --clock 3000MHz --l1i_size 64kB --l1d_size 64kB --l1i_assoc 4 --l1d_assoc 4 --l2_size 512kB --l2_assoc 8 --cacheline_size 64 Can anyone point me as to why this would be happening? I am using the debug version, as turning the optimizations, causes my additions to the DRAM model to fail. Thanks, Manu
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
