Hi everyone.
I am trying to implement a memory traffic regulation system for an 2 core ALPHA CMP. I have to process traffic from L2 to main memory. Is it possible to do it with classic memory system or should i go for ruby memory system. I dont care much about coherency (i.e: normal snooping provided by classical system is enough for me). Please help me.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
