Hello, I'm just wondering that gem5 supports L1 private write-through cache in classic memory system. If it is possible, how can I configure L1 cache as a write-through with multi-core configuration? I couldn't find any option for it. And also I want to know that what coherency mechanism is used in such configuration I mentioned. I think at least the snoop based coherency mechanism should be used. My intention is to setup multi-core environment which has private L1 write-through cache for each core and shared L2 write-back cache like a UltraSPARC processor.
Regards, Yebin
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
