Hello, MOESI and MESI protocols are described in http://www.gem5.org/Ruby as following:
1. *MESI_CMP_directory*: single chip 2. *MOESI_CMP_directory*: multiple chips I have a few questions. I would be thankful if answer me. I want to know what is difference between single chip and multiple chips? You know that there are CMPs which composed of two dies. For example, Intel Clovertown is a quad core processor. Cores are grouped in two dies. So, each die contains two cores with private L1 caches and one shared L2. MESI is single chip in Gem5. So, I want to know that does this protocol support *multiple dies *CMPs or not? By the way, I want to simulate Intel Clovertwon processor. L2 caches must be inclusive. Since L2 caches are inclusive only in MESI_CMP_directory, So, this protocol must be used in my case. Thanks for your answer
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
