does anybody have a MI_example ruby protocol that implement separate L1icache and L1dcache? is it possible to modify MI_example.py to implement this? the code only implement a combined I/D cache thanks
Marcus
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
