Hi, I am running ALPHA FS with classic memory system (no ruby). I am trying to add some extra delays to "timingAccess" function in src/mem/cache/cache_impl.hh. What I have tried is that, instead of adding just one hitLatency to time, I added two hitLantency to time. However, I found the simulated benchmarks finished earlier by adding the extra hitLantency delay. I am using sim_ticks as the measurement. Could someone explain the reason behind this?
Thanks in advance for any help, -- Sincerely, Jiachen Xue
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
