Hi all, As you know MOESI_CMP_token models a two-level cache hierarchy. I intend to simulate Intel Clovertown quad-core processor. Clovertown is a multi-packaged CMP which consists of two dual-core processors and each package has a shared L2 cache. Could you tell me Clovertown can be simulated by MOESI_CMP_token cache coherency protocol?
Thanks
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
