Hi, How can we access to I-cache and D-cache in each cpu tick?
Thanks, Ali
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
Hi, How can we access to I-cache and D-cache in each cpu tick?
Thanks, Ali
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users