Hi, Vanchi There is a component which is responsible for register mapping in O3CPU. You can look into that part of codes.
Regards, Zhiguo From: [email protected] [mailto:[email protected]] On Behalf Of Vanchinathan Venkataramani Sent: Thursday, January 02, 2014 1:47 PM To: [email protected] Subject: [gem5-users] Register File Reading Hi all I am trying to understand how register file reading works in gem5 for ARM_Detailled. I found that in IEW stage inside executeInsts function, inst->execute(); is being called. I looked up for this function and found a comment saying that it is auto-generated. In cpu.cc, the function readIntRegs accesses the register file with logical indexing. I would like to know where the physical to logical register indexing is done. Thanks V Vanchinathan
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
