Hello everyone, I am working with cache accesses using gem5 and the classic memory model. I need to access L2 level when an access occurs in L1, for any access to L1 I need to check the state of the block in L2. I have been modifying src/mem/cache/cache I'm planning but I think it is not possible l to do from this file. It is possible to do what I need using the classic model. Thanks in advance Rodrigo
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
