Hi everyone, I would like to implement cache flush (invalidate all and write back to main memory) in classic memory model for my project (x86 full system). Right now I'm considering two choices. One is to implement x86 wbinvd instruction and the other is to add a gem5 pseudo instruction. This instruction will be used by Linux kernel. I was wondering which method is easier to implement? Does anyone have any idea on how to implement it? I find that it seems gem5 implemented the TLB flush instruction, can I follow the similar way to implement wbinvd instruction? Thanks!
Best regards Fangfei
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users